Scribd
Upload
2 views

Core set of topics from Computer Architecture and Microprocessors

The document outlines essential topics in Computer Architecture and Microprocessors, including CPU architecture and pipelining, memory hierarchy, instruction set architecture (RISC vs CISC), the 8086 microprocessor, and addressing modes. Key components such as the execution cycle, memory levels, and instruction examples are provided for better understanding. Additionally, it highlights techniques like hazards in pipelining and various addressing modes used in the 8086 microprocessor.

Uploaded by

shoriful.eng163
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
2 views

Core set of topics from Computer Architecture and Microprocessors

The document outlines essential topics in Computer Architecture and Microprocessors, including CPU architecture and pipelining, memory hierarchy, instruction set architecture (RISC vs CISC), the 8086 microprocessor, and addressing modes. Key components such as the execution cycle, memory levels, and instruction examples are provided for better understanding. Additionally, it highlights techniques like hazards in pipelining and various addressing modes used in the 8086 microprocessor.

Uploaded by

shoriful.eng163
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

Core set of topics from Computer Architecture and Microprocessors, which are essential for

understanding how computers and embedded systems work internally. Here's a detailed
breakdown with explanations, examples, and diagrams (if you want visuals, I can provide
those too), covering your requested topics:

💻 1. CPU Architecture & Pipelining

✅ CPU Architecture:

 Components: ALU, Control Unit, Registers, Buses (Data, Address, Control)


 Execution Cycle: Fetch → Decode → Execute → Memory → Write-back

✅ Pipelining:

 Breaking instruction execution into stages, allowing multiple instructions to be in


different stages simultaneously.
 Typical 5-stage pipeline:
o IF (Instruction Fetch)
o ID (Instruction Decode)
o EX (Execute)
o MEM (Memory Access)
o WB (Write Back)

🔸 Example:

yaml
CopyEdit
Cycle: 1 2 3 4 5 6
Instr 1: IF ID EX MEM WB
Instr 2: IF ID EX MEM WB
Instr 3: IF ID EX MEM WB

✅ Also Learn:

 Hazards: Data, Control, Structural


 Techniques: Forwarding, Branch Prediction, Pipeline Stalling

🧠 2. Memory Hierarchy

🪜 Levels:

pgsql
CopyEdit
CPU Registers (Fastest, Smallest)
→ L1 Cache
→ L2/L3 Cache
→ RAM (Main Memory)
→ SSD/HDD (Slowest, Largest)

🔸 Goal: Improve speed and efficiency by keeping most-used data in faster memory.

✅ Also Learn:

 Cache mapping: Direct, Associative, Set-Associative


 Locality: Temporal & Spatial

🔠 3. Instruction Set Architecture (ISA): RISC vs CISC

Feature RISC (e.g., ARM) CISC (e.g., Intel x86)


Instr. Length Fixed Variable
No. of Instr. Few Many
Memory Access Load/Store only Multiple instr. can access memory
Pipelining Easier Complex
Example ARM, MIPS Intel 8086, x86

✅ Also Learn:

 Load/Store architecture (RISC)


 Complex operations in one instruction (CISC)

🧩 4. 8086 Microprocessor

✅ a. Pin Diagram (Important for Viva/Exam)

8086 has 40 pins, main ones include:

 AD0–AD15: Address/Data multiplexed


 A16–A19: Address bus (higher bits)
 RD̅ , WR̅ : Read/Write control
 ALE: Address Latch Enable
 INTR, NMI: Interrupt Request
 RESET: Resets CPU

📝 Want a labeled diagram? Let me know and I’ll generate it for you.

✅ b. 8086 Instructions Examples:


 MOV AX, BX – Copy BX into AX
 ADD AL, 05H – Add 5 to AL
 INT 21H – Call DOS interrupt
 JMP LABEL – Unconditional jump

📍 5. Addressing Modes (8086)

Mode Example Description


Immediate MOV AX, 05H Operand is constant
Register MOV AX, BX Both operands are registers
Direct MOV AX, [1234H] Memory address is given
Register Indirect MOV AX, [BX] Memory address in register
Indexed MOV AX, [SI+05H] Uses index register + offset
Based Indexed MOV AX, [BX+SI] Combines base and index

You might also like