BJT Slide
BJT Slide
Presented by :
Robin Sarker
Lecturer, EEE, KUET
Symbols
There are two p-n junctions. Therefore a transistor may be regarded as a combination of two diodes
connected back to back.
Facts to be Remembered
Middle Section is very thin layer. This is the most important factor in the function of a transistor.
The forward bias causes the electrons in the n-type emitter to flow towards the base. This constitutes the
emitter current IE. As these electrons flow through the p-type base, they tend to combine with holes. As
the base is lightly doped and very thin, therefore, only a few electrons (less than 5%) combine with holes
to constitute base current IB. The remainder (more than 95%) cross over into the collector region to
constitute collector current IC. In this way, almost the entire emitter current flows in the collector circuit. It
is clear that emitter current is the sum of collector and base currents.
Working Principle of Transistor(npn)
Transistor Current
So, 𝐈𝐂 ≈ 𝟏 𝐦𝐀
∴ 𝑽𝑹𝒄 = 5kΩ × 𝟏 𝒎𝑨 = 5 V
Vin = 0.1 V
Vout = 5 V
Gain = 5/0.1 = 50
Basic amplifying action is produced by transferring a current from a low resistance to a high resistance
circuit. Consequently the name transistor is given to the device by combining the two terms:
Transfer+ Resistor = Transistor
Transistor Operating Regions
VCC– VBE
IB = RB
Collector-Emitter
Loop
Collector current:
I C I B
VCE VCC I C R C
Emitter-Stabilized Bias Circuit
Adding a resistor
(RE) to the emitter
circuit stabilizes the
bias circuit.
Base-Emitter
Loop
From Kirchhoff’s voltage law:
VCC - I B R B - VBE - I E R E 0
Since IE = ( + 1)IB:
Since IE IC:
VCE VCC – I C (R C R E )
Also:
VE I E R E
VC VCE VE VCC - I C R C
VB VCC – I B R B VBE VE
Saturation
Level
VCE VCC
I C 0mA
The analysis for pnp transistor biasing circuits is the same
as that for npn transistor circuits. The only difference is that
the currents are flowing in the opposite direction.
PNP Transistors
Solution:
Pnp transistor: = 82||16 = 13.38 kΩ
×
= = −3.592 𝑉
𝑉 = −3.592 𝑉
𝑉 = 𝑉 − 𝑉 = -3.592+0.7 = -2.89 V
1/31/2025 56
Load Line Analysis
Load Line Analysis
Load Line Analysis
Design Problem: Given that ICQ = 2 mA and VCEQ = 10 V, determine R1 and RC for
the network
Assignments