0% found this document useful (0 votes)
26 views3 pages

Func 1

The document outlines a script for setting up various scenarios and operating conditions for a circuit simulation, including parameters such as temperature, voltage, and process labels. It defines two main scenarios: 'func_ssg0p81v125c_wc' and 'func_ffg0p99vm40c_bc', each with specific corner cases and associated files for timing and parasitic technology. Additionally, it includes commands for reading SDC files, setting timing derates, and configuring the simulation environment.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as TXT, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
26 views3 pages

Func 1

The document outlines a script for setting up various scenarios and operating conditions for a circuit simulation, including parameters such as temperature, voltage, and process labels. It defines two main scenarios: 'func_ssg0p81v125c_wc' and 'func_ffg0p99vm40c_bc', each with specific corner cases and associated files for timing and parasitic technology. Additionally, it includes commands for reading SDC files, setting timing derates, and configuring the simulation environment.
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as TXT, PDF, TXT or read online on Scribd
You are on page 1/ 3

remove_scenarios *

remove_modes *
remove_corners *
#######################set up senario############
read_parasitic_tech -tlup /home/pd.group9/Block5/lib/tluplus/cworst_T.TLUP
read_parasitic_tech -tlup /home/pd.group9/Block5/lib/tluplus/cbest.TLUP
set_parasitic_parameters -early_spec
/home/eitraproject1/blue_sky/central_data/home/eitraproject1/sun_light/users/
alan.yoshida/tluplus/cbest.TLUP -late_spec
/home/eitraproject1/blue_sky/central_data/home/eitraproject1/sun_light/users/
alan.yoshida/tluplus/cworst_T.TLUP
set_temperature 125
set_process_number 0.99
set_process_label slow
set_voltage 0.81 -object_list VDD
set_voltage 0.00 -object_list VSS

set OPCOND_1 "ssg0p81v125c" ;# name of operating


condition
set OPCOND_1_LIB "tcbn28hpcplusbwp12t30p140ssg0p81v125c_ccs";# name of
library containing definition of the operating condition
set TLUPLUS_EMULATION_1_FILE "" ;# Max EMULATION TLUplus file
set TLUPLUS_1_FILE "/home/pd.group9/Block5/lib/tluplus/cworst_T.TLUP"
set STARRC_NXTGRD_1_FILE "" ;

create_mode "func" ;
create_corner "ssg0p81v125c" ;

#set sdc_1 [read_sdc "/home/dipesh.panchal/Block3/rm_icc/work/block5.func.sdc" -


version 2.0]
create_scenario -name "func_ssg0p81v125c_wc" -mode "func" -corner "ssg0p81v125c" ;
set scenario "func_ssg0p81v125c_wc" ;
set ICC_IN_SDC_1_FILE
"/home/dipesh.panchal/Dipeshdontdelete/data_prepration_RM/block5.mapped.sdc"
;# implementation SDC file for the scenario
set PT_SDC_1_FILE "" ;# optional, signoff SDC to
be used with with PT, if different from implementation SDC
set SCENARIO_1_IS_LEAKAGE_SCENARIO "FALSE" ;

set MAP_FILE "/home/pd.group9/Block5/lib/tluplus/tech2itf.map"


if {$scenario != "" && $ICC_IN_SDC_1_FILE != ""} {
echo "SCRIPT-Info : Setting up scenario $scenario"
set auto_link_disable true
read_sdc $ICC_IN_SDC_1_FILE
set auto_link_disable false
set_operating_conditions \
-analysis_type on_chip_variation -max_library
$OPCOND_1_LIB -max $OPCOND_1 -min_library $OPCOND_1_LIB -min $OPCOND_1
if {$TLUPLUS_EMULATION_1_FILE == ""} {
read_parasitic_tech -tlup
/home/pd.group9/Block5/lib/tluplus/cworst_T.TLUP -layermap
/home/pd.group9/Block5/lib/tluplus/tech2itf.map -name cworst
# set_tlu_plus_files -max_tluplus
$TLUPLUS_1_FILE -tech2itf_map $MAP_FILE
} else {
# set_tlu_plus_files -max_tluplus
$TLUPLUS_1_FILE -tech2itf_map $MAP_FILE
read_parasitic_tech -tlup
/home/pd.group9/Block5/lib/tluplus/cworst_T.TLUP -layermap
/home/pd.group9/lib/tluplus/tech2itf.map -name cworst -max_emulation_tluplus
$TLUPLUS_EMULATION_1_FILE
}

set_timing_derate -cell_delay -clock -late 1.032

set_timing_derate -cell_delay -data -late 1.071

set_timing_derate -cell_delay -early 0.968

set_timing_derate -net_delay -early 0.94

set_timing_derate -net_delay -late 1.06

set_scenario_status func_ssg0p81v125c_wc -max_capacitance true -max_transition


true -signal_em true -setup true -hold true -leakage_power false
}

################################################### HOLD WORST


#################################################

read_parasitic_tech -tlup /home/pd.group9/Block5/lib/tluplus/cworst_T.TLUP


read_parasitic_tech -tlup /home/pd.group9/Block5/lib/tluplus/cbest.TLUP
set_parasitic_parameters -early_spec
/home/eitraproject1/blue_sky/central_data/home/eitraproject1/sun_light/users/
alan.yoshida/tluplus/cbest.TLUP -late_spec
/home/eitraproject1/blue_sky/central_data/home/eitraproject1/sun_light/users/
alan.yoshida/tluplus/cworst_T.TLUP

set_temperature -40
set_process_number 0.99
set_process_label "fast"
set_voltage 0.99 -object_list VDD
set_voltage 0.00 -object_list VSS

set OPCOND_2 "ffg0p99vm40c" ;# name of operating


condition
set OPCOND_2_LIB "tcbn28hpcplusbwp12t30p140ffg0p99vm40c_ccs";# name of
library containing definition of the operating condition
set TLUPLUS_EMULATION_2_FILE "" ;# Max EMULATION TLUplus file
set TLUPLUS_2_FILE "/home/pd.group9/Block5/lib/tluplus/cbest.TLUP"
set STARRC_NXTGRD_2_FILE "" ;

create_corner "ffg0p99vm40c" ;

create_scenario -name "func_ffg0p99vm40c_bc" -mode "func" -corner "ffg0p99vm40c" ;


set scenario "func_ffg0p99vm40c_bc" ;
set ICC_IN_SDC_2_FILE
"/home/dipesh.panchal/Dipeshdontdelete/data_prepration_RM/block5.mapped.sdc" ;#
implementation SDC file for the scenario
set PT_SDC_2_FILE "" ;# optional, signoff SDC to
be used with with PT, if different from implementation SDC
set SCENARIO_2_IS_LEAKAGE_SCENARIO "FALSE" ;
#set_timing_derate -early 0.95 -cell_delay -net_delay
set MAP_FILE "../../lib/tluplus/tech2itf.map"
if {$scenario != "" && $ICC_IN_SDC_2_FILE != ""} {
echo "SCRIPT-Info : Setting up scenario $scenario"
set auto_link_disable true
read_sdc $ICC_IN_SDC_2_FILE
set auto_link_disable false
set_operating_conditions \
-analysis_type on_chip_variation -max_library
$OPCOND_2_LIB -max $OPCOND_2 -min_library $OPCOND_2_LIB -min $OPCOND_2
if {$TLUPLUS_EMULATION_2_FILE == ""} {
read_parasitic_tech -tlup /home/pd.group9/Block5/lib/tluplus/cbest.TLUP -
layermap /home/pd.group9/Block5/lib/tluplus/tech2itf.map -name cbest
# set_tlu_plus_files -max_tluplus
$TLUPLUS_1_FILE -tech2itf_map $MAP_FILE
} else {
# set_tlu_plus_files -max_tluplus
$TLUPLUS_1_FILE -tech2itf_map $MAP_FILE
read_parasitic_tech -tlup
/home/pd.group9/Block5/lib/tluplus/cbest.TLUP -layermap
/home/pd.group9/Block5/lib/tluplus/tech2itf.map -name cbest -max_emulation_tluplus
$TLUPLUS_EMULATION_2_FILE
}
set_timing_derate -cell_delay -clock -late
1.032
set_timing_derate -cell_delay -data -late
1.071
set_timing_derate -cell_delay -early
0.968
set_timing_derate -net_delay -early
0.94
set_timing_derate -net_delay -late 1.06

set_scenario_status func_ffg0p99vm40c_bc -max_capacitance true -max_transition


true -signal_em false -hold true -setup false -leakage_power true
}
set_parasitic_parameters -early_spec
/home/eitraproject1/blue_sky/central_data/home/eitraproject1/sun_light/users/
alan.yoshida/tluplus/cbest.TLUP -late_spec
/home/eitraproject1/blue_sky/central_data/home/eitraproject1/sun_light/users/
alan.yoshida/tluplus/cworst_T.TLUP

You might also like