Exp 9
Exp 9
DigitalElectronicCircuitsLaboratory(EC2P004) 1
Experiment-9: Asynchronous Counters
DigitalElectronicCircuitsLaboratory(EC2P004) 2
Experiment-9: Asynchronous Counters
constraints file:
DigitalElectronicCircuitsLaboratory(EC2P004) 3
Experiment-9: Asynchronous Counters
constraints file:
DigitalElectronicCircuitsLaboratory(EC2P004) 4
Experiment-9: Asynchronous Counters
constraints file:
DigitalElectronicCircuitsLaboratory(EC2P004) 5
Experiment-9: Asynchronous Counters
Bonus-1
Verilog code for :
constraints file:
DigitalElectronicCircuitsLaboratory(EC2P004) 6
Experiment-9: Asynchronous Counters
As the clock signal propagates through the flip-flops, the counter increments its
count by one on each clock edge. The binary count represented by the outputs of the flip-flops
follows a natural sequence from 0000 to 1111, which corresponds to decimal 0 to 15.
When the count reaches 15 (1111 in binary), the next clock pulse will cause the
counter to reset back to 0 (0000 in binary), completing one full counting cycle. This is the
modulo-16 operation, where the counter resets after reaching the maximum
count of 15.As with any asynchronous counter, there is a propagation delay associated with
the transition of the clock signal through the flip-flops. This delay may cause timing issues,
especially at higher clock frequencies, and can affect the maximum achievable counting
speed.
DigitalElectronicCircuitsLaboratory(EC2P004) 7