Interview Question
Interview Question
com
DIGITAL ELECTRONICS
1. Number Systems & Conversions
6. Simplify: A + AB = ?
7. Apply De Morgan’s Theorem to: ¬(A + B)
8. Draw logic gate representation for F = AB + A'C.
9. Prove: A + A'B = A + B.
10. What is the dual of the Boolean expression A + AB?
4. Combinational Circuits
1
INTERVIEW QUESTION PREPARED BY KITTU PATEL Email:[email protected]
5. Sequential Circuits
6. Counters
8. Timing Diagrams
2
INTERVIEW QUESTION PREPARED BY KITTU PATEL Email:[email protected]
9. Logic Families
10. Miscellaneous
3
INTERVIEW QUESTION PREPARED BY KITTU PATEL Email:[email protected]
C PROGRAMMING
1. Data Types & Operators
3. Control Statements
int i = 0;
while(i < 5) printf("%d ", i++);
15. Write a do-while loop that runs at least once, even if the condition is false.
4. Functions
16. What is the difference between call by value and call by reference?
17. Write a recursive function to calculate factorial.
4
INTERVIEW QUESTION PREPARED BY KITTU PATEL Email:[email protected]
5. Pointers
31. Define a structure for storing student info with name, roll, and marks.
32. What is the difference between structure and union?
33. How to pass structure to a function?
34. Can a structure contain a pointer to itself?
35. What is padding in structure?
5
INTERVIEW QUESTION PREPARED BY KITTU PATEL Email:[email protected]
9. File Handling
6
INTERVIEW QUESTION PREPARED BY KITTU PATEL Email:[email protected]
VERILOG
1. Basics of Verilog
3. Procedural Blocks
11. What is the difference between blocking (=) and non-blocking (<=) assignments?
12. What is sensitivity list and how does @(*) work?
13. Write an always block to describe an AND gate.
14. When should you use initial block?
15. How to create combinational logic using always?
26. What is the difference between Moore and Mealy FSM in Verilog?
27. Design a FSM for detecting 1011 sequence.
28. What are the states in a 3-state FSM?
29. How to represent state encoding in Verilog?
30. How to avoid latches in FSM?
7. Testbenches
8
INTERVIEW QUESTION PREPARED BY KITTU PATEL Email:[email protected]
9. Synthesis vs Simulation