Lecture 5
Lecture 5
1/20/2025 21EC504_VLSI 1
If both inputs are 1, both of the nMOS transistors will be ON and both of the pMOS
transistors will be OFF. Hence, the output will be 0.
Logic Symbol
1/20/2025 21EC504_VLSI 3
2 input NOR Gate
1/20/2025 21EC504_VLSI 4
k-input NAND When any of the When all of the
gates are inputs are 0, the inputs are 1, the
constructed using output is pulled output is pulled
k series nMOS high through the low through the
transistors and k parallel pMOS series nMOS
parallel pMOS transistors. transistors.
transistors. For
1/20/2025 21EC504_VLSI 5