0% found this document useful (0 votes)
83 views41 pages

TAS3251 Evaluation Module (Rev. B)

The TAS3251 Evaluation Module user's guide provides detailed information on the module's characteristics, operation, and hardware configuration, including a complete PCB description and schematic. It covers setup instructions for both BTL and PBTL modes, along with performance data and configurations for optimal use. Additional resources for support are available through the E2E forums and related documentation links.

Uploaded by

louis.phan4047
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
83 views41 pages

TAS3251 Evaluation Module (Rev. B)

The TAS3251 Evaluation Module user's guide provides detailed information on the module's characteristics, operation, and hardware configuration, including a complete PCB description and schematic. It covers setup instructions for both BTL and PBTL modes, along with performance data and configurations for optimal use. Additional resources for support are available through the E2E forums and related documentation links.

Uploaded by

louis.phan4047
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 41

User's Guide

SLAU757B – January 2018 – Revised January 2019

TAS3251 Evaluation Module

This user's guide describes the characteristics, operation, and use of the TAS3251 evaluation module. A
complete printed-circuit board (PCB) description, schematic diagram, and bill of materials (BOM) are also
included. For questions and support go to the E2E forums (e2e.ti.com).
The main contents of this document are:
• Hardware descriptions and implementation
• Design information
Related documents:
• TAS3251 175-W Stereo, 350-W Mono Ultra-HD Digital-Input Class-D Amplifier with Advanced DSP
Processing data sheet

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 1


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com

Contents
1 Quick Start (BTL Mode) ..................................................................................................... 3
2 Setup By Mode ............................................................................................................... 7
3 Hardware Configuration ................................................................................................... 10
4 Software Overview ......................................................................................................... 18
5 MSP430 ..................................................................................................................... 28
6 Schematic and Bill of Materials ........................................................................................... 30

List of Figures
1 Output Configuration BTL .................................................................................................. 3
2 EVM Board (Top Side) ...................................................................................................... 4
3 EVM Board (Bottom Side) .................................................................................................. 5
4 PSIA Input: THD+N vs Frequency......................................................................................... 7
5 PSIA Input: THD+N vs Power .............................................................................................. 7
6 SPDIF Input: THD+N vs Frequency ....................................................................................... 7
7 SPDIF Input: THD+N vs Power ............................................................................................ 7
8 PBTL Output Configuration ................................................................................................. 8
9 PSIA Input: THD+N vs Frequency......................................................................................... 9
10 PSIA Input: THD+N vs Power .............................................................................................. 9
11 SPDIF Input: THD+N vs Frequency ....................................................................................... 9
12 SPDIF Input: THD+N vs Power ............................................................................................ 9
13 PPC3 Audio I/O Configuration for TAS3251EVM ...................................................................... 11
14 TAS3251EVM 2.2 Configuration ......................................................................................... 13
15 TAS3251EVM Power Tree ................................................................................................ 15
16 LC Output filter response.................................................................................................. 15
17 TAS3251EVM Reset Circuit .............................................................................................. 16
18 TAS3251EVM AIB Connector ............................................................................................ 16
19 PPC3 App page ............................................................................................................ 18
20 TAS3251 Home page ...................................................................................................... 19
21 TAS3251EVM System Checks ........................................................................................... 20
22 Direct I2C Interface ........................................................................................................ 21
23 Direct I2C Example Script ................................................................................................. 22
24 Audio I/O Page ............................................................................................................. 23
25 TAS3251 PPC3 Register Map Interface ................................................................................ 24
26 PPC3 End System Integration ............................................................................................ 25
27 PPC3 Register Dump ...................................................................................................... 26
28 PPC3 In-System Debugging .............................................................................................. 27
29 PPC3 In-System Tuning ................................................................................................... 28
30 TAS3251EVM Schematics (1 of 5) ...................................................................................... 30
31 TAS3251EVM Schematics (2 of 5) ...................................................................................... 31
32 TAS3251EVM Schematics (3 of 5) ...................................................................................... 32
33 TAS3251EVM Schematics (4 of 5) ...................................................................................... 33
34 TAS3251EVM Schematics (5 of 5) ...................................................................................... 34

List of Tables
1 Jumper and Switch Configurations (USB BTL Mode) .................................................................. 6
2 Jumper and Switch Configurations (USB PBTL Mode) ................................................................. 9
3 Fault and Clip Overteperature Status.................................................................................... 10
4 USB and SPDIF Indicators................................................................................................ 10

2 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Quick Start (BTL Mode)
5 Power Indicators............................................................................................................ 11
6 FREQ SEL (J2) - Audio MCLK Frequency Select ..................................................................... 11
7 I2S SELECT J37- I2S Select ............................................................................................. 12
8 J3- MCLK, J4- BCLK, J6- LRCLK, J7- SDIN ........................................................................... 12
9 HS-EN (J16) – High Speed Enable ...................................................................................... 12
10 XMOS DISABLE (J33) - XMOS Disable ................................................................................ 12
11 SLAVE ENABLE (J14) - Slave Enable .................................................................................. 13
12 PWM Frequency Adjust Values .......................................................................................... 13
13 MODE (J19) – Mode Select .............................................................................................. 14
14 Channel B Settings ........................................................................................................ 14
15 I2C Addresses .............................................................................................................. 14
16 AIB Connector Pin Description ........................................................................................... 17
17 MSP430 Pre-loaded TAS3251 Flows ................................................................................... 29
18 TAS3251EVM Bill of Materials ........................................................................................... 35
Trademarks
PurePath is a trademark of Texas Instruments.
PurePath, are trademarks of ~ Texas Instruments.
All other trademarks are the property of their respective owners.

1 Quick Start (BTL Mode)


Figure 1 shows the output configuration BTL.

MCLK PWM A
BCLK
LRCLK I2S Input
Data
PWM B
TAS32xx

PWM C

PWM D

Copyright © 2017, Texas Instruments Incorporated


Figure 1. Output Configuration BTL

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 3


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Quick Start (BTL Mode) www.ti.com

1.1 Required Hardware


The following is required for this EVM configuration:
• TAS3251EVM
• Power supply 5–17 A, 15–36 V
• Two cables for power supply connection
• Two 3–8 Ω speakers or resistor loads (ensure speaker or load is appropriately sized for required
wattage output)
• Four cables for banana or terminal to speaker or load connection
• USB micro cable
• PC with PurePath™ Console 3 (PPC3) and audio track

1.2 Connections and Board Configuration (USB BTL Mode)


Figure 2 and Figure 3 illustrate the top and bottom EVM boards.

Figure 2. EVM Board (Top Side)

4 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Quick Start (BTL Mode)

Figure 3. EVM Board (Bottom Side)

Use the following when connecting and configuring the board for 48-kHz USB BTL mode:
1. Ensure the power supply is OFF. Connect the power supply positive terminal to J24 PVDD (red) and
negative to J1 GND (black).
2. Connect the left channel speaker or power resistor load (3–8 Ω) to the TAS3251EVM J10 OUTA+
terminal (red) and the other side of the speaker or resistor load to the TPA3251EVM J10 OUTA-
terminal (black).
3. Connect the right channel speaker or power resistor load (3–8 Ω) to the TAS3251EVM J15 OUTB+
terminal (red) and the other side of the speaker or resistor load to the TPA3251EVM J15 OUTB-
terminal (black).
4. Check to make sure that the power supply is connected to J24 only, and the speakers or resistor loads
are connected to J10 or J15 only, as their colors are the same.
5. Connect USB cable from the PC to the TAS3251EVM.
6. Ensure that DAC MUTE S1 and AMP RESET S3 are in the lower positions of MUTE and RESET.
7. Check Table 1 for all jumper and switch configurations.

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 5


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Quick Start (BTL Mode) www.ti.com

Table 1. Jumper and Switch Configurations (USB BTL Mode)


Jumper Description Configuration for BTL
J16 HS-EN USB high-speed enable Do not care
J33 XMOS DISABLE Remove
J2 Frequency select Remove
J30 Data select for J9 Do not care
J1 MCLK-SEL Install
J3 MCLK 1-2
J4 SCLK 1-2
J5 LRCLK 1-2
J7 SDIN 1-2
J37 I2S source select Install
J31 PBTL INC Remove
J32 PBTL IND Remove
J14 MODE Install
J19 ADR Install
J22 PWM switching frequency 3-4
J35 SLAVE ENABLE Remove
J11 JTAG power Do not care
J26 PVDD Install
J29 3.3V Install
J27 12V Install
J20 GVDD Install
J8 5-V select 1-2
S1 DAC MUTE MUTE
S3 AMP RESET RESET

1.3 Power Up
Ensure that the required connections and configurations have been checked. The TAS3251EVM board
can now be powered on.
1. Enable the power supply at 15 V to 36 V and ensure that D13 and D14 illuminates. LEDs D9 and D10
should not be illuminated.
2. Bring the DAC out of MUTE by switching DAC MUTE (S1) to NORMAL.
3. Bring the Power Stage out of RESET by switching AMP RESET (S3) to the high position. You should
see the FAULT LED (D10) blink once quickly, then remain unilluminated.

1.4 MSP430 Configuration


The MSP430 can be enabled to program the TAS3251 with default coefficients, or custom coefficients if
the MSP430 is flashed with new configurations.
1. To enable the MSP430, hit “PROG SEL” twice. This will trigger the MSP430 to enable the TAS3251
DSP into a default stereo process flow, and put the DSP into a mute state.
2. Press ”INPUT” to cycle through the different digital audio inputs shown by the USB, Optical, and Coax
LEDs to the right of the input button. Select the appropriate input for the audio source.
3. Hit the “MUTE” button to unmute the TAS3251. The default volume will be 0 dB through the DAC and
DSP.

6 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Quick Start (BTL Mode)

1.5 Windows USB Audio


When the J15 jumper HS-Enable is installed the TAS3251EVM will identify itself as TI USB Audio UAC2.0
and a USB Audio class 2 device. If the jumper is removed before power up, the TAS3251EVM will
enumerate as a USB Audio 1 device.

2 Setup By Mode
The following sections describe the setup and configuration for each output mode. The TAS3251EVM
allows for two output modes: Stereo BTL and Mono PBTL.

2.1 BTL Mode


This mode is the same as described in Quick Start (BTL MODE).

2.1.1 Performance Data (BTL Mode)


All measurements are taken at an audio frequency = 1 kHz, PVDD_X = 36 V, RL = 4 Ω, fS = 600 kHz, ROC
= 22 kΩ, Output filter: L = 7 μH, C = 0.68 µF, with AES17 + AUX-0025 measurement filters.

10 10
1W
20 W
1 75 W
1
THD+N (%)
THD+N (%)

0.1
0.1

0.01

0.01
0.001

0.0001 0.001
20 100 1k 10k 20k 0.01 0.1 1 10 100 200
Frequency (Hz) Power (W) D002
D001

Figure 4. PSIA Input: THD+N vs Frequency Figure 5. PSIA Input: THD+N vs Power

10 10
1W
20 W
1 75 W
1
THD+N (%)

THD+N (%)

0.1
0.1
0.01

0.01
0.001

0.0001 0.001
20 100 1k 10k 20k 0.01 0.1 1 10 100 200
Frequency (Hz) D003
Power (W) D004

Figure 6. SPDIF Input: THD+N vs Frequency Figure 7. SPDIF Input: THD+N vs Power

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 7


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Setup By Mode www.ti.com

2.2 PBTL Mode


This mode provides a mono speaker output for the maximum output power.

MCLK PWM A
BCLK
LRCLK I2S Input
Data
PWM B

TAS32xx
PWM C

PWM D

Figure 8. PBTL Output Configuration

Use the following when connection and configuring the board for 48 kHz USB PBTL MODE:
1. Ensure the power supply is OFF. Connect the power supply positive terminal to J24 PVDD (red) and
negative to J1 GND (black).
2. Connect the J10 OUTA+ (red) to J15 OUTB+ (red) and J10 OUTA- (black) to J15 OUTB- (black) with
banana cables or speaker wire.
3. Connect the speaker or power resistor load (2-8Ω) to the TAS3251EVM OUTA+ J10 terminal (red) and
the other side of the speaker or resistor load to the TPA3251EVM J10 OUTA- terminal (black).
4. Check to make sure that the power supply is connected to J24 only, and the speakers or resistor loads
are connected to J10 or J15 only, as their colors are the same.
5. Connect USB cable from the PC to TAS3251EVM.
6. Ensure that DAC MUTE S1 and AMP RESET S3 are in the lower positions of MUTE and RESET.
7. Check Table 2 for all jumper and switch configurations.

8 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Setup By Mode

Table 2. Jumper and Switch Configurations (USB PBTL Mode)


Jumper Description Configuration for PBTL
J16 High-Speed USB enable for XMOS Install
J33 XMOS disable Remove
J2 Audio master clock frequency select X
J30 Interboard connector data source X
J1 MCLK source select Install
J3 I2S MCLK external input 1-2
J4 I2S SCLK External input 1-2
J6 I2S LRCLK External input 1-2
J7 I2S SDIN External input 1-2
J31 INC short to GND Install
J32 IND short to GND Install
J37 I2S source select Install
J35 Slave board enable Remove
J14 Mode select Remove
J19 I2C address select Remove
J22 Class-D Switching Frequency select 3-4

2.2.1 Performance Data (PBTL Mode)


All measurements are taken at an audio frequency = 1 kHz, PVDD_X = 36 V, RL = 4 Ω, fS = 600 kHz, ROC
= 22 kΩ, Output filter: L = 7 μH, C = 0.68 µF, with AES17 + AUX-0025 measurement filters.

10 10
5 1W
20 W
1 75 W
0.5 1
THD+N (%)

THD+N (%)

0.1
0.05
0.1
0.01
0.005
0.01
0.001
0.0005

0.0001 0.001
20 100 1k 10k 20k 0.01 0.1 1 10 100 200
Frequency (Hz) D005
Power (W) D006

Figure 9. PSIA Input: THD+N vs Frequency Figure 10. PSIA Input: THD+N vs Power

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 9


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Hardware Configuration www.ti.com

10 10
1W
20 W
1 75 W
1
THD+N (%)

THD+N (%)
0.1
0.1
0.01

0.01
0.001

0.0001 0.001
20 100 1k 10k 20k 0.01 0.1 1 10 100 200
Frequency (Hz) D007
Power (W) D008

Figure 11. SPDIF Input: THD+N vs Frequency Figure 12. SPDIF Input: THD+N vs Power

3 Hardware Configuration

3.1 Indicators
This section will describe the LED indicators on the TAS3251EVM.

3.1.1 CLIP_OTW and FAULT


The TAS3251EVM is equipped with LED indicators that illuminate when the FAULT or CLIP_OTW pins go
low. See Table 3 and the TAS3251 datasheet for more details.

Table 3. Fault and Clip Overteperature Status


FAULT LED Status CLIP_OTW LED Status Description
Overtemperature (OTE) or overload (OLP) or undervoltage (UVP) Junction
ON ON
temperature higher than 125°C (overtemperature warning)
Overload (OLP) or undervoltage (UVP). Junction temperature higher than
ON ON
125°C (over temperature warning)
Overload (OLP) or undervoltage (UVP). Junction temperature lower than
ON OFF
125°C
OFF ON Junction temperature higher than 125°C (overtemperature warning)
Junction temperature lower than 125°C and no OLP or UVP faults (normal
OFF OFF
operation)

In addition to the states above, while the amplifier is operating, the CLIP_OTW pin can indicate clipping or
pre-clipping. To discern the difference between an OTW indication from a clip or pre-clip indication, look at
the signal with an oscilloscope. If the signal is toggling during operation, this is clipping or pre-clipping. If
the signal is a constant low then this will be overtemperature warning.

3.1.2 USB and SPDIF

Table 4. USB and SPDIF Indicators


Indicator Description
USB Ready (D1) Status of the USB IC connection to the PC and functioning correctly
When SPDIF or COAX input is used, this LED indicated if the SRC4392 is able
SPDIF LOCK (D2)
to lock onto the signal

10 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Hardware Configuration

3.1.3 Power

Table 5. Power Indicators


Indicator Description
12V (D13) Status of the 12V power supply output
3.3V (D14) Status of the 3.3V power supply output

3.2 Digital Audio Front End

3.2.1 Audio Source


The TAS3251EVM is able to receive four different digital inputs of audio. This includes USB audio, optical
SPDIF, coax SPIF, or direct PCM data over I2S. The different audio inputs are configured with a
combination of jumper settings and register configurations.

Figure 13. PPC3 Audio I/O Configuration for TAS3251EVM

3.2.1.1 SRC Input


The SRC4392 manages the USB, Optical, and COAX inputs, as well as providing the capability of sample
rate conversion. The SRC output in normal operation will be divided down from the frequency provided to
the SRC. The TAS3251EVM provides both 22.5792 MHz and 24.576 MHz from oscillators, and is
selectable with J2 described in Table 6.

Table 6. FREQ SEL (J2) - Audio MCLK Frequency Select


Setting Function
Installed 22.5792 MHz
Removed 24.576 MHz

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 11


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Hardware Configuration www.ti.com

If a direct audio input is desired without sample rate conversion, the sample rate conversion block of the
SRC4392 can be bypassed with the optical or coax inputs. Select BypassSRC in the PPC3 I/O page, and
set MCLK-SEL (J1) to the correct setting.

3.2.1.2 AIB Input


The Audio Input Board (AIB) input allows various audio plugin modules to be used with the TAS3251. The
standard for this connector can be found in Table 7. When using the AIB as the audio source you must
adjust the I2S SELECT jumper J37 accordingly.

Table 7. I2S SELECT J37- I2S Select


Setting Function
Installed Using the SRC4392 output as I2S source
Removed Using the AIB J28 input as I2S source

3.2.1.3 PSIA Input


The set of four 3-pin headers J3, J4, J6, and J7 allow for a direct input of I2S signals to the TAS3251. This
is described in Table 8

Table 8. J3- MCLK, J4- BCLK, J6- LRCLK, J7- SDIN


Setting Function
1-2 EVM source for I2S
2-3 Direct input from external I2S source

3.2.2 USB Control


The USB interface is an XMOS device that handles I2S audio and I2C control from the PC with the use of
PurePath Console 3. The XMOS device can operate in USB Audio 2.0 mode or USB Audio 1.0 mode.
This allows up to 192 kHz audio with 8 channels in and 8 channels out. In order to operate in the USB
Audio 2.0 mode, the TI USB audio 2.0 driver must be installed and J16 of the EVM must be set correctly
according to Table 9.

Table 9. HS-EN (J16) – High Speed Enable


Setting Function
Installed High Speed USB
Removed Full Speed USB

The XMOS device can be shut down or reset by the use of the XMOS Disable (J33) jumper shown in
Table 10.

Table 10. XMOS DISABLE (J33) - XMOS Disable


Setting Function
Installed XMOS shutdown
Removed XMOS Enabled

3.2.3 EVM Slave Operation


The TAS3251EVM in combination with the PPC3 software has the ability to operate and configure 2
EVM’s at once providing a stereo 1.1 active crossover setup. This will require that one board be the
master, and the sole USB connection to the PC running PPC3. A connector cable must be connected
between the master and slave board to J9 that will allow the master board to transfer I2S and I2C data to
the slave board. Any audio input source can be used in this mode.

12 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Hardware Configuration

Figure 14. TAS3251EVM 2.2 Configuration

In order for the slave board to function correctly, jumpers must also be correctly configured on both the
master and the slave. This would include setting the Slave Enable jumper (J35) and the I2C address
jumper (J19) correctly. The Master device should be set to the I2C 0x94 address, with SLAVE ENABLE
J14 removed, the slave device should have I2C address 0x96 with SLAVE ENABLE J14 installed.

Table 11. SLAVE ENABLE (J14) - Slave Enable


Setting Function
Installed Slave mode
Removed Master mode

3.3 PWM Frequency


The TAS3251EVM allows for three oscillator frequency options by external configuration of the
FREQ_ADJ pin. The frequency adjust can be used to reduce interference problems while using a radio
receiver tuned within the AM band. These values should be chosen such that the nominal and the lower
value switching frequencies together results in the fewest cases of interference throughout the AM band.
The oscillator frequency can be selected by the value of the FREQ_ADJ resistor connected to GND in
master mode according to Table 12.

Table 12. PWM Frequency Adjust Values


FREQ_ADJ (J16) Mode Resistor Selected to GND or PWM Frequency
Pullup
Slave Mode Pullup to DVDD (3.3V) N/A
Master Mode 10 kΩ 600 kHz
Master Mode AM1 20 kΩ 500 kHz

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 13


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Hardware Configuration www.ti.com

Table 12. PWM Frequency Adjust Values (continued)


FREQ_ADJ (J16) Mode Resistor Selected to GND or PWM Frequency
Pullup
Master Mode AM2 30 kΩ 450 kHz

Selecting Slave Mode configures the OSC_I/O pins as inputs to be slaved from an external differential
clock. In a master or slave system, inter-channel delay is automatically set up between the switching
phases of the audio channels, which can be illustrated by no idle channels switching at the same time.
This will not influence the audio output, but only the switch timing to minimize noise coupling between
audio channels through the power supply. This will optimize audio performance and result in better
operating conditions for the power supply. The inter-channel delay will be set up for a slave device
depending on the polarity of the OSC_I/O connection such that slave mode 1 is selected by connecting
the OSC_I/O of the master device with the OSC_I/O of the slave device with the same polarity (+ to +
and – to –), while slave mode 2 is selected by connecting the OSC_I/Os with the inverse polarity (+ to –
and – to +).

3.4 Output Mode


The TAS3251 MODE pin controls if the TAS3251 is operating in Bridge Tied Load (BTL), or Parallel
Bridge Tied Load (PBTL).

Table 13. MODE (J19) – Mode Select


Setting Function
Installed BTL Operation
Removed PBTL Operation

When in PBTL mode, the B channel input pins must be pulled to ground. This is done with J31 and J32.

Table 14. Channel B Settings


Setting Function
Installed Short to ground for PBTL mode
Removed Not shorted to GND for BTL mode

3.5 I2C Address


Two I2C addresses are available for the TAS3251, 0x94 and 0x96. The I2C address selection is
determined by the state of the J19 jumper I2C ADR.

Table 15. I2C Addresses


ADR Pin Hex Binary
7-bit Address 0x4A 1001 010
0 7-bit Address + Write Bit 0x94 1001 0100
7-bit Address + Read Bit 0x95 1001 0101
7-bit Address 0x4B 1001 011
1 7-bit Address + Write Bit 0x96 1001 0110
7-bit Address + Read Bit 0x97 1001 0111

14 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Hardware Configuration

3.6 EVM Power Tree

15V 12V
PVDD J26 LM5010 J27 LM2940 J20 GVDD

3.3V
5V TPS7A8801
TPA62163 J29 1.8V
J8
USB 5V
TPS62085 1.0V

Figure 15. TAS3251EVM Power Tree

The TAS3251EVM power tree consists of 5 power ICs and series of jumpers allowing the user to provide
their own supply or for current measurement. The 5V supply can be sourced from the USB 5V or from
PVDD.

3.7 LC Response and Overview

Figure 16. LC Output filter response

Figure 16 is taken directly from the LC Filter Calculator tool available on TI.com. The tool is configured for
BTL common mode with values of 7 µH and 0.68 µF for the filter. This tool is also helpful when designing
a different board featuring one of TI’s class-D amplifiers.
The Coilcraft inductor used (MA5173) has a saturation current of 54 A (10%). The saturation current of the
MA5173 is well above the requirements of the TAS3251 which has an OC limit of 14A. The inductance

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 15


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Hardware Configuration www.ti.com

versus current curve for a selected inductor is very important. It is essential for the inductor to maintain at
least 5 µH of inductance at the maximum short-circuit current of the power amplifier. This was selected for
the EVM since the saturation current met the requirements of the OC limit of the TAS3251 but also
provides great performance in THD vs Power and THD vs Frequency.
To find more information on a variety of inductors see the LC Filter Design application note.

3.8 Reset Circuit and POR


The TAS3251EVM includes RESET supervision so that the TAS3251 device will remain in reset until all
power rails are up and stable. The RESET supervisor also ensures that the device will be put into reset if
one of the power rails experiences a brown out. This circuit combined with the RESET switch (S3) help
ensure that the TAS3251 can be placed in reset easily, as needed, or automatically if there is a power
supply issue. Figure 17 illustrates the circuit.

Figure 17. TAS3251EVM Reset Circuit

3.9 Analog Input Board Connector


The Analog-Input-Board (AIB) connector allows for cross compatibility with several Analog Plug-in
Modules (APMs) offered by TI. This generic connector provides access to common board connections
such as digital input, analog output, I2C, Fault and overtemperature warning (OTW) error reporting,
common board voltages (PVDD, 12 V, 3.3 V), and EVM reset. These plug-in modules allow for an
application specific front end to be plugged into the TAS3251EVM with ease. The TAS3251
implementation of the AIB connector is shown in Figure 18 and the full pin description is detailed in
Table 16

Figure 18. TAS3251EVM AIB Connector

16 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Hardware Configuration

Table 16. AIB Connector Pin Description


Pin Number Function Description Audio EVM SideGig
Input/Outpu Input/Outpu
t t
1 Amp Out A Speaker Level output from audio Class-D EVM (SE or O I
one side of BTL)
2 Amp Out B Speaker Level output from audio Class-D EVM (SE or O I
one side of BTL)
3 PVDD PVDD voltage supply from audio Class-D EVM (variable O I
voltage depending on Class-D EVM use)
4 GND Ground Reference between SideGig and audio Class-D - -
EVM
5 GPIO / CHIP_SEL GPIO or Chip Select; used for advanced function I/O I/O
6 GPIO / MISO GPIO for advanced function / MISO for SPI control I/O I/O
7 3.3V 3.3V Source from EVM; used for powering SideGig O I
8 3.3V 3.3V Source from EVM; used for powering SideGig O I
9 12V 12V Source from EVM; used for powering SideGig O I
10 EN / RESET Assert Enable / Reset control for audio Class-D EVM I O
(Active Low)
11 Analog IN_A / MCLK Analog audio Input A (analog in EVM) / Master I2S Bus I O
(Digital in EVM)
12 MUTE Assert Mute of audio Class-D EVM (Active Low) I O
13 Analog IN_B / BCLK Analog audio Input B (analog in EVM) / Bit Clock I2S Bus I O
(Digital in EVM)
14 /CLIP_OTW Clipping detection and/or Over Temperature Warning O I
from audio Class-D EVM (Active Low)
15 Analog IN_C / LRCLK Analog audio Input C (analog in EVM) / Frame Clock I2S I O
Bus (Digital in EVM)
16 /FAULT Fault detection from audio Class-D EVM (Active Low) O I
17 Analog IN_D / DIN Analog audio Input D (analog in EVM) / Data In I2S Bus I O
(Digital in EVM)
18 SDA / MOSI SDA for I2C control / MOSI for SPI control I/O I/O
19 GPIO / DOUT 3.3V Source from EVM; used for powering SideGig I/O I/O
20 SCL / SCLK / MC SCL for I2C control / SCLK for SPI control I/O I/O
21 GND Ground Reference between SideGig and audio Class-D - -
EVM
22 GND Ground Reference between SideGig and audio Class-D - -
EVM
23 5V 5V Source from EVM; Not available on all audio Class-D O I
EVMs
24 GPIO GPIO used for advanced function I/O I/O
25 EVM Input Sense SideGig sensing for audio Class-D EVM input type. (10K O I
pull-up for analog input; 10K pull-down to 3.3V for digital
input)
26 GPIO GPIO used for advanced function I/O I/O
27 Amp Out C Speaker Level output from audio Class-D EVM (SE or O I
one side of BTL)
28 Amp Out D Speaker Level output from audio Class-D EVM (SE or O I
one side of BTL)

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 17


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Software Overview www.ti.com

4 Software Overview

4.1 PurePath™ Console 3 (PPC3)


The TAS3251 is designed to be configured and tuned with the use of the PurePath Console 3 (PPC3) GUI
running the TAS3251 PPC3 App. Access to PPC3 can be requested at
http://www.ti.com/tool/PUREPATHCONSOLE, please specify TAS3251 as the device to be used. After
approval, go to www.ti.com/mysecuresoftware to download PPC3. Figure 19 shows the initial PPC3
interface before signing in with your TI account.

Figure 19. PPC3 App page

4.2 XMOS USB Audio 2.0 Driver


When installing the latest PPC3 version, a Windows driver for the TAS3251EVM USB IC will also be
installed. This allows EVM’s like the TAS351 that can use the USB Audio Class 2 to operate correctly.

18 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Software Overview

4.3 TAS3251 Home Page


When the TAS3251EVM App is launched, the TAS3251 Home Page is shown, see Figure 20. It displays
features that are available for that EVM. When a feature is selected, then the respective page is loaded.
If the TAS3251EVM is powered on and the USB is connected to the PC, the Home Page will display
“Connected” in the bottom left corner. If the USB is not connected, only “TAS3251 – offline” is shown.
There are six pages available in the TAS3251 EVM App: System Checks, Direct I2C, Audio I/O, Register
Map, End System Integration and Tuning and Audio Processing.

Figure 20. TAS3251 Home page

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 19


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Software Overview www.ti.com

4.4 System Checks


The System Checks Page shown in Figure 21 is used to determine whether the EVM can be configured
correctly and receive audio stream from PC via USB. These checks will complete in a few minutes if no
problem is detected. It is recommended to run the system diagnostics before proceeding to the Tuning
and Audio Processing Page.

Figure 21. TAS3251EVM System Checks

20 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Software Overview

4.5 Direct I2C


The I/O tab in the Direct I2C has two sub sections. The Input section has the provision to enter the read or
write commands scripts. Clicking the Execute button will execute the commands written in the Input
section. The status of the execution is displayed in the Output section as shown in Figure 22.
The Checksum button on the right is used to compute the checksum value of a cfg file. Load a cfg file by
clicking the Checksum button and then the computed XOR and CRC checksum will show on the Output
section.

Figure 22. Direct I2C Interface

The Log tab in the Direct I 2C displays the I 2C command history, if the record option is enabled. The log
tab has a search option to search for a particular command. The search key is found at the top left of the
window with the search icon. ‘Save to a file’ is used to save the log as a .cfg file. ‘Delete Output’ clears the
log history. ‘Copy to a Clipboard’ copies the log text to the clipboard. Clicking the ‘Start Recording’ button
starts recording the I 2C transactions and displays them in the log window. ‘Stop Recording’ stops
recording I 2C transactions.

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 21


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Software Overview www.ti.com

Figure 23. Direct I2C Example Script

22 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Software Overview

4.6 Audio I/0


This page shown in Figure 24 allows the configuration of the digital front end for the audio input. Audio
can be input over USB, Coax, Optical, or I2S through the AIB connector or I2S jumpers. BypassSRC
allows the use of the Coax or Optical clock to be the master clock for the system, otherwise standalone
oscillators on the EVM will provide the master clock.

Figure 24. Audio I/O Page

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 23


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Software Overview www.ti.com

4.7 Register Map


The Register Map Page seen in Figure 25 shows the current I 2C register values (hexadecimal) in the
TAS3251 and it can also be used to change the register values. Manually changing register values is
accomplished by double clicking in the desired bit to change. Clicking on Read All Registers allows
monitoring of the register status of the amplifier. The Fields section shows the register name and a brief
description of each bit that affects the selected register.

Figure 25. TAS3251 PPC3 Register Map Interface

24 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Software Overview

4.8 End System Integration


The End System Integration Page shown in Figure 26 offers a powerful tool to generate a configuration file
to use with processors and a method to debug the device in the end system. Three options are available:
1. Dump Current State into a Header file
2. In-System Debugging
3. In-System Tuning

Figure 26. PPC3 End System Integration

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 25


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Software Overview www.ti.com

4.8.1 Dump Current State into a Header File


Figure 27 shows the Register Dump tool that is used to generate a header or configuration file for the
evaluated device according to the features evaluated and configured with PPC3. A few settings are
available for file generation, including the format, end system I 2C address, burst length and so forth. The
generated file can be saved in the PC or shown in the output window on the right.

Figure 27. PPC3 Register Dump

26 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Software Overview

4.8.2 In-System Debugging


This tool helps debug the device which is already integrated in the end-system. This is possible by
connecting the I2C signals of the end-system device to the SCL, SDA, and GND test points of the
TAS3251EVM. Only Register Map and Direct I 2C will be available in this mode. Leave the In-System
Debugging Mode by clicking on the Disconnect button on the bottom left corner of the window.

Figure 28. PPC3 In-System Debugging

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 27


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
MSP430 www.ti.com

4.8.3 In-System Tuning


Even if the device is integrated in the end application, it is still possible to make fine adjustments with the
help of In-System Tuning. Like the In-System Debugging above, this is done by connecting I2C signals
from TAS3251EVM to the TAS3251 device in the end-system.

Figure 29. PPC3 In-System Tuning

5 MSP430
This section describes the use of the MSP430 on the TAS3251EVM.

5.1 Startup
The MSP430 comes preprogramed and will stay in a low power state until it is woken with input. To bring
the MSP430 out of the low power state press “PROG_SEL” twice. This will trigger the MSP430 to run
Program 0 which will bring the DSP out of standby and Mute the DAC. The Audio Input can then be
selected

28 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com MSP430

5.2 Programs
The MSP430G2955 has 56 kB of internal flash allowing multiple process flows and sets of coefficients to
be stored in memory. These programs can be cycled through by using the “PROG_SEL” button, once on
the desired program, pressing load will mute the TAS3251 and load the program. Programs can be loaded
by flashing the MSP430 code with the use of a JTAG debugger and the output from PPC3.

Table 17. MSP430 Pre-loaded TAS3251 Flows


Program Speaker Output EQ Process Flow
0 Stereo Default Flat 48kHz Standard Processing
1 N/A N/A N/A
2 N/A N/A N/A

5.3 Inputs
The “INPUT” button will cycle through the three digital audio inputs: USB, OPTICAL, and COAX. When the
INPUT button is pressed the SRC4392 will be configured by the MSP430 for that input.

5.4 Mute and Volume


The MUTE button will set the DAC output channels to mute in Register 0x03. The VOL UP and VOL DWN
buttons will trigger the MSP430 to change the volume in the DSP of the TAS3251. This is done by first
reading the current volume level, then adjusting the volume of both channel A and B to next defined
volume step shown in the code below.
static const unsigned long tas3251_volume_small[] = {

0x07ECA9CD, //24dB --
0x064B6CAE, //22dB --
0x05000000, //20dB --
0x03F8BD7A, //18dB --
0x0327A01A, //16dB --
0x02818508, //14dB --
0x01FD93C2, //12dB --
0x0194C584, //10dB --
0x0141857F, //8dB --
0x00FF64C1, //6dB --
0x00CADDC8, //4dB --
0x00A12478, //2dB --
0x00800000, //0dB -- default volume
0x0065AC8C, //-2dB --
0x0050C336, //-4dB --
0x004026E7, //-6dB --
0x0032F52D, //-8dB --
0x00241347, //-11dB --
0x00198A13, //-14dB --
0x0012149A, //-17dB --
0x000CCCCD, //-20dB --
0x00081385, //-24dB --
0x00051884, //-28dB --
0x00033718, //-32dB --
0x00019C86, //-38dB --
0x0000CEC1, //-44dB --
0x00004161, //-54dB --
0x000014AD, //-64dB --
0x00000347, //-80dB --
0x000000A7, //-94dB --
0x0000001B, //-110dB --
};

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 29


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Schematic and Bill of Materials www.ti.com

6 Schematic and Bill of Materials


This section includes the TAS3251EVM schematics and the TAS3251EVM BOM.

6.1 Schematic
Figure 30 to Figure 34 display the EVM schematics.
1.0V

3.3V
5V U1 L1 1.0V
C127 C128 C129 C130 C131 C132 C133 C134 C135 C136 C137 C138 C139 C140
0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 7
VIN SW
6
16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V R80 470nH
10.0k R63 4
VOS
J33 C124 0 R1 C125 C126
22µF 1 2 R2 40.2k 22µF 0.1µF
EN PG
3.3V 1.00M
GND FB 3

GND GND
5 GND GND
3.3V R167 GND R3
0 162k
TPS62085RLTR
XMOS-ENABLE R164 R159 GND
C17 C27 C37 C40 C45 C54 C58 C74 C80 C99 C100 C101 C102
0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF
0 0 5V to 1V BUCK
16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V 16V GND

GND

3.3V
XMOS AND I/Os 3.3V 3.3V 3.3V 3.3V

3.3V 1.0V R110


U2E U2B U2A 1.00k R124 R133 R81 R82
44 USB_VDD33 VDD 11 X1D00 85 R160 0 RESET-AMP X0D00 30 4.99k 4.99k 3.3V 4.99k 4.99k I2C
VDD
16
X1D01
86 R161 0 DAC_MUTE X0D01
27 U3
105 OTP_VCC VDD 17 X1D02 72 X0D02 37 X-SCL R134 0 8 SCL_B SCL_A 5
SCL
VDD
24
X1D03
74
X0D03
38 X-SDA R135 0 1
SDA_B SDA_A
4
SDA
6 36 75 31
VDDIOL VDD X1D04 X0D04 X-SDA
14 VDDIOL VDD 41 X1D05 76 X0D05 33 OE 6 I2C-BUF-EN
X-SCL
19 56 77 34
VDDIOL VDD X1D06 X0D06
29 60 79 35 3
42
VDDIOL VDD
73
X1D07
82
X0D07
39 2
VCCA
7
I2C-BUF-EN I2C BUF CTRL
VDDIOL VDD X1D08 X0D08 GND VCCB
80 84 40 3.3V 3.3V 3.3V 3.3V
VDD X1D09 X0D09
52 VDDIOR VDD 81 X1D10 121 R162 0 FAULT X0D10 28 TCA9406DCUR
67 VDDIOR VDD 87 X1D11 122 R163 0 CLIP_OTW X0D11 32
78 101 1.0V 62 GND
83
VDDIOR VDD
102
X0D12
63 R136 R137 R138 R139 SDOUT SDOUT
VDDIOR VDD X0D13 X-MCLK
3.3V 92 120 51 57 47.0k 47.0k 47.0k 47.0k
VDDIOR VDD X1D14 X0D14
VDD 126 X1D15 53 X0D15 58
110 R140 22 3.3V 68
VDDIOT X1D16 X0D16
111 VDDIOT USB_VDD 49 4.75
X1D17 23
25 3.3V
X0D17 69
70
I2S
X1D18 X0D18
PLL_AVDD 103 X1D19 26
54
J16
R141
X0D19 71
59
USB-SPDIF
X1D20 X0D20
55 X-HS-EN 560 61
X1D21 X0D21 LRCLK-USB
104 C82 64 R142 33.2 LRCLK-USB
PLL_AGND X0D22
50 0.1µF HS-EN 66 R143 33.2 BCLK-USB
NC X0D23 BCLK-USB
65 129 R144 D1 88 R83 33.2 SDOUT
NC PAD X0D24
10.0k USB RDY 89
X0D25 SDOUT-USB
XEF216-512-TQ128-C20 X1D26
112
X0D26
93
GND GND X1D27
113
X0D27
94
X1D28
114 Blue X0D28
96
X1D29 115 X0D29 98 5V-USB U2C
116 GND 99
X1D30 X0D30
117 100 46
X1D31 X0D31 USB_DP
X1D32 118 X0D32 95 47 USB_DM
119 97
X1D33 X0D33
X0D34 90 R145 VBUS-XMOS 45 USB_VBUS
U2D X1D35 13 X0D35 91 10.0k 43 USB_ID
X-MCLK
X-24M 125
CLK X1D36
15
X0D36
3 R146 33.2 SDOUT-USB
X-RSTN 124 RST X1D37 18 X0D37 4 48 USB_RTUNE
20 5 C141
X1D38 X0D38
X-TCK 128 21 7 0.1µF XEF216-512-TQ128-C20
TCK X1D39 X0D39
R147 X-TMS 127 106 8 R148
TMS X1D40 X0D40
0 X-TDI 2 107 9 43.2
TDI X1D41 X0D41
X-TDO 1
TDO X1D42
108
X0D42
10
TRST 123 TRST X1D43 109 X0D43 12 GND

XEF216-512-TQ128-C20 XEF216-512-TQ128-C20
XEF216-512-TQ128-C20
GND

3.3V 3.3V 1.8V 3.3V


3.3V U6 1.8V U26
J17 3 VDD VDDOUT 6
1 X-TCK 1
VCCA VCCB
8
VDDOUT
7
2 X-TMS R149 3.3V R150 4 VCTRL
3 X-TDI 10.0k 10.0k 11 R151 33.2 BCLK-USB
Y1
4 X-TDO U29 X-24M 2 A1 B1 7 XIN-CLK 1 XIN/CLK
5 X-TRSTN 1 1A 1Y 6 X-RSTN Y2 9 R152 33.2
X-MCLK
6 3 6 14
XMOS-ENABLE

A2 B2 XOUT
2 5 R153 8
X-TCK GND VCC Y3
JTAG 33.2 2
X-TMS S0
3
2A 2Y
4 3.3V 4
OE GND
5 13
SDA/S1 GND
5
X-TDI X-SDA
GND Y1 12 SCL/S2 GND 10
X-TDO X-SCL
SN74LVC2G07DSFR 4 3 J18

6
X-TRSTN VDD OUT
3.3V SN74AVC2T244DQMR CDCE913PWR USB 5V-USB
GND R154 1 2 GND GND
10.0k
OE/STANDBY GND
GND GND VBUS
1 USB I/O
1.0V 24MHz
3.3V R155 2 USB_D_M
D-
U30 10.0k 3.3V 3.3V GND
6
VCC D+
3 USB_D_P 5V-USB
R156 4 5V-USB
SENSE_OUT
25.5k 1 C148 C149 4 USB_ID
ENABLE ID
0.1µF 0.1µF 3.3V 3.3V 3.3V 1.8V 1.8V
3 16V 16V 5 R157
SENSE GND
C142 47.0k
5 2 C143 C144 C145 C146 C147 2.2µF
CT GND
R158 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF

7
51.0k TPS3897ADRYR GND GND 16V 16V 16V 16V 16V
C150 L2
GND-USB
470pF GND GND GND
CLOCK GENERATION
GND GND GND GND GND GND
GND
GND
JTAG

Figure 30. TAS3251EVM Schematics (1 of 5)

30 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Schematic and Bill of Materials

PVDD VDD-RST U5
GVDD
4 3
VDD RESET RESET-AMP
R32 S3
100k R56 6 1
GND
8.06k VDD-RST 5 5 2
MR GND
4
C46
1µF 3 1 TPS3802K33DCKR
100V GND
C64 C96 AMP RESET 3.3V TO DUT
0.1uF 0.1uF
C97 GND GND
1µF R60
100V 3.30k R92
GND GND S1 10.0k
6
5
DAC_MUTE
4
GND GND C151
3 1 0.1µF

DAC MUTE

GND GND
GND
AIB
RST-AIB
MUTE-AIB
GPIO_AIB-2
GPIO_AIB-1

MODE
SPI BI-WIRE JTAG J36 JTAG-RA 3.3V
J11
DUT CLIP_OTW
FAULT
3.3V

6
5
4
3
2
1
3.3V JTAG POWER
S9 INPUT R41
SW-INPUT 47.0k J12
GND 6
C57 R38 5
VCC TOOL
470pF 25.5k SBWTCK R43 49.9 TCK 4
TCK
SBWTDIO SBWTDIO 3
TDIO
S4 MUTE 2
GND
SW-MUTE 3.3V C52 1
2200pF
C48 R39 FREQUENCY JTAG
470pF GND
25.5k
SELECT R129 GND
S5 VOL UP 10.0k
SW-VOLUP J2

C49 R40 IN = 22.5792MHz FREQ-SEL FREQ SELECT R57


470pF 25.5k OUT = 24.576MHz 560
FREQ SEL D8
S6 VOL DN Blue
SW-VOLDN GND USB-LED R105
2.00k Q6
C50 R42 USB
470pF 25.5k
3.3V
S7 PROGRAM SEL
SW-PROGSEL 3.3V U12
GND
C51 R44 14 37 SBWTCK
AVCC TEST/SBWTCK R108
470pF 25.5k
38 DVCC RST/NMI/SBWTDIO 5 SBWTDIO 560
S8 LOAD 39 DVCC
D15
SW-LOAD P2.0/TA1CLK/ACLK/A0
6 GPIO_AIB-1 Blue
29 7 GPIO_AIB-2 OPTICAL-LED R107
R45 P1.0/TA0CLK/ADC10CLK P2.1/TA0INCLK/SMCLK/A1
C53 SW-INPUT 30 8 RST-AMP 2.00k Q7
P1.1/TA0.0 P2.2/TA0.0/A2
470pF 25.5k SW-MUTE 31
P1.2/TA0.1 P2.3/TA0.1/A3/VREF-/VEREF-
27 R103 0 FAULT OPTICAL
SW-VOLUP 32 P1.3/TA0.2 P2.4/TA0.2/A4/VREF+/VEREF+ 28 R104 0 CLIP_OTW
SW-VOLDN 33
P1.4/SMCLK/TCK P2.5/TA1.0/ROSC
40 DAC_MUTE 3.3V
GND SW-PROGSEL 34
P1.5/TA0.0/TMS XIN/P2.6
3 MUTE-AIB
SW-LOAD 35
P1.6/TA0.1/TDI XOUT/P2.7
2 RST-AIB
36
P1.7/TA0.2/TDO/TDI
GND
P4.0/TB0.0/CA0
15 USB-LED
FREQ-SEL 9 16 OPTICAL-LED R106
P3.0/UCB0STE/UCA0CLK/A5 P4.1/TB0.1/CA1
R55 0 SDA-MCU 10
P3.1/UCB0SIMO/UCB0SDA P4.2/TB0.2/CA2
17 COAX-LED 560
SDA
I2C SCL
R54 0 SCL-MCU
SLAVE-EN
11
12
P3.2/UCB0SOMI/UCB0SCL P4.3/TB0.0/A12/CA3 18
19
P0-LED
P1-LED
D16
Blue
P3.3/UCB0CLK/UCA0STE P4.4/TB0.1/A13/CA4 R109
ADR-MCU 23 P3.4/UCA0TXD/UCA0SIMO P4.5/TB0.2/A14/CA5 20 P2-LED COAX-LED
MCLK-SEL 24 21 MUTE-LED 2.00k Q1
P3.5/UCA0RXD/UCA0SOMI P4.6/TB0OUTH/A15/CA6
R10 0 MUX-CTRL_MCU 25 22 MODE COAX
SRC4392 A0-SRC
26
P3.6/TA1.1/A6 P4.7/TB0CLK/CA7
P3.7/TA1.2/A7
R112 0 13 3.3V
I2C BUFFERS I2C-BUF-EN AVSS
R113 0 1
I2S BUFFERS I2S-BUF-EN DVSS
4 GND
DVSS

41 R47 R49
PAD
R62 0
DUT ADR
MSP430G2955IRHA40R
560
D5
560
D7
3.3V 3.3V Blue Blue
GND P2-LED R51 P0-LED R53
MCLK SELECT MCLK-SEL R114
2.00k Q3 2.00k Q5
10.0k P2 P0
C56 C109 C55
0.1µF 0.1µF 1µF 3.3V 3.3V
J35
SLAVE
GND GND
ENABLE
SLAVE ENABLE GND GND GND R46 R48
560 560
GND OUT = NORMAL MODE D4 D6
IN = SLAVE MODE Red Blue
3.3V MUTE-LED R50 P1-LED R52
2.00k Q2 2.00k Q4
R5 MUTE P1
I2S MUX CONTROL 10.0k
J37 3.3V 3.3V
R111
MUX_CTRL
0
I2S SELECT
GND GND
I2S SELECT
OUT = AIB I 2S
GND IN = SRC I2S

Figure 31. TAS3251EVM Schematics (2 of 5)

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 31


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Schematic and Bill of Materials www.ti.com

3.3V 3.3V
3.3V 3.3V
Y2 U31
FREQ SELECT FREQ-SEL
4 3 R130 MCLK-XTAL 1 8 3.3V

6
VDD OUT A VCC
0 U9
FREQ-SEL 1 2 2 5 MCLK-SRC 1 8 U18A U19A
OE/STANDBY GND B Y A VCC LVC1G125DSF LVC1G125DSF
J3 1 1
24.576MHz 6 A/B Y 3 MCLK-EXT 2 B Y 5 MCLK-MUX 1
U4 GND 2 MCLK-PSIA 2 4 MCLK-IBC 2 4 R17
MCLK
SPDIF-IN 3.3V 3.3V 4 GND G 7 MUX_CTRL 6 A/B Y 3 3 49.9
C18 3.3V
1 Y3 SN74LVC2G157DCTR 4 7 U18B R115 U19B
VCC R131 GND G

3
4 3 GND 100k GND

5
VDD OUT
2 0.1µF U27 0 GND 3.3V GND SN74LVC2G157DCTR 5 5
GND NC NC
GND 2 4 FREQ-SEL 1 2
OPTICAL VOUT
3 R16 RX1+
OE/STANDBY GND
R66 10.0k GND GND
LVC1G14 22.5792MHz R132 GND LVC1G125DSF GND LVC1G125DSF
SPDIF 33.0

3
GND 0 J1 GND
NC
NC

C19 3.3V 3.3V


IN RX1- MCLK-SEL
4
5

0.1µF GND 3.3V

6
GND U11
SCLK-SRC 1 8 U20A U21A
A VCC LVC1G125DSF LVC1G125DSF
J4 1 1
GND BCLK-EXT 2 B Y 5 BCLK-MUX 1
2 BCLK-PSIA 2 4 BCLK-IBC 2 4 R18
SCLK
MUX_CTRL 6 A/B Y 3 3 49.9
SRC POWER NODES ON POWER SUPPLY PA GE MCLK-SEL
C20 4 7 U20B R116 U21B
J5 (U7B) GND G

3
3 RX2+ GND 100k GND
4 U7A SN74LVC2G157DCTR 5 NC 5 NC
1
L4 0.1µF 1 12 RXCKO 3.3V
RX1+ RXCKO
SPDIF-IN 2 RX1-
GND GND
11 D2 Blue R19 GND LVC1G125DSF GND LVC1G125DSF
LOCK
C21 3
RX2+ 560 PSIA CLOCK SELECT GND
GND RX2- 4 32 SPDIF-LOCK 3.3V 3.3V
COAX SPDIF IN RX2- TX+
TX-
31 I2S
0.1µF 5
RX3+
6 34 3.3V 3.3V 3.3V

6
RX3- AESOUT
U13
7 35 LRCLK-SRC 1 8 U22A U23A
RX4+ BLS A VCC LVC1G125DSF LVC1G125DSF
8 RX4- SYNC 36 J6 1 1
R20 R22 LRCLK-EXT 2 5 LRCLK-MUX 1
B Y R21
SDOUT-USB 39 41 1.00k 4.99k 2 LRCLK-PSIA 2 4 LRCLK-IBC 2 4
I2S SDOUT-USB
40
SDINA
SDOUTA
NC
MUX_CTRL 6 A/B Y 3 3 49.9
LRCK
LRCLK-USB 38 LRCKA CPM 18
LRCLK-USB
USB-SPDIF BCLK-USB
BCLK-USB 37 BCKA CCLK/SCL 20 SCL-SRC 4 GND G 7 U22B R117 U23B

3
21 A1-SRC GND 100k GND
CDIN/A1
46 SDINB CDOUT/SDA 22 SDA-SRC SN74LVC2G157DCTR 5 NC 5 NC
SDOUT-SRC 45 SDOUTB CS/A0 19 A0-SRC
LRCLK-SRC 47
LRCKB
GND GND
3.3V SCLK-SRC 48 BCKB INT 23 GND LVC1G125DSF GND LVC1G125DSF
RST
24 SPDIF-RESET GND
R23 D3 Green 15 3.3V 3.3V
RDY
1.00k 14 MUTE GPO1 26
SPDIF-READY 27
GPO2
MCLKI 25 28 3.3V

6
MCLK GPO3
13
RXCKI GPO4
29 U14
3.3V SDOUT-SRC 1 8 U24A U25A
A VCC LVC1G125DSF LVC1G125DSF
SRC4392IPFBR J7 1 1
R25 DIN-EXT 2 5 SDIN-MUX 1
SDA B Y R24
GND 2 SDIN-PSIA 2 4 SDIN-BUF 2 4
I2C SCL
I2C_ADD=0xE0 10.0k
MUX_CTRL 6 A/B Y 3 3 49.9
SDIN
SDA R169 0 SDA-SRC
SCL R170 0 SCL-SRC 4 7 U24B R118 U25B
GND G

3
GND 100k GND
SN74LVC2G157DCTR 5
NC
5
NC
GND GND
MCLK-SEL GND LVC1G125DSF GND LVC1G125DSF
MCLK-SEL
MUX_CTRL 3.3V GND
MSP430 MUX_CTRL
I2S-BUF-EN
I2S-BUF-EN
A0-SRC 3.3V
A0-SRC
R11
3.3V 0

5
U28
R119 10.0k I2S-BUF-EN 2 4 I2S-BUF-EN SDIN-BUF
FROM DUT
R120 10.0k LVC1G14 SDIN-IBC
SDOUT

3
R12
S2 R121 10.0k 0
INTERBOARD

1
2
3
SPDIF-RESET SPDIF-RESET R122 10.0k
SPDIF-RESET GND CONNECTOR
C24 SPDIF GND J30 J9
GND J9 DATA SEL SCL 1 2 SDA
RESET R168 0 I2S-BUF-EN MCLK-IBC 3 4
0.1µF SDIN-IBC 5 6
16V BCLK-IBC 7 8
GND SCL SCL SCL 9 10
SDA SDA SDA LRCLK-IBC 11 12
13 14

I2X
PVDD 3.3V 12V GND
EXTERNAL I2S (AIB)
R26 R27
0 0 OUT_A+ R28
J28
TO MSP430 OUT_A- 2 1 0
3.3V 4 3 PVDD-EXT
RST-AIB
6 5
MUTE-AIB
GPIO_AIB-1
8 7 DECOUPLING
RST-AIB 10 9
GPIO_AIB-2
MUTE-AIB 12 11 MCLK-EXT 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V
CLIP_OTW 14 13 BCLK-EXT
FAULT 16 15 LRCLK-EXT
SDA-AIB 18 17 DIN-EXT
SCL-AIB 20 19 C59 C69 C70 C108 C110 C111 C112 C113 C114 C115 C116 C117 C118 C119 C120 C121 C122 C123 C156
SDOUT 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF 0.1µF
22 21
GPIO_AIB-1 24 23
GPIO_AIB-2 26 25 R123
OUT_B- 28 27 OUT_B+ 10.0k
CLIP_OTW
FAULT AIB GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
ALIGNMENT
FROM OUT_A+
OUT_A-
GND J34 HEADER
GND GND
DUT OUT_B-
OUT_B+
GND

Figure 32. TAS3251EVM Schematics (3 of 5)

32 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Schematic and Bill of Materials

C5
R67 R13 R14 0 INB-
12V GVDD
SPK_INB- DAC OUTPUT
499 0
C6 10µF
R59 R15
GVDD PVDD 220pF
100k 18.0k
TP7 C106
R31 PVDD_B
GVDD_A
1000pF R29 C7 22pF OUTB-
0
C28 C29 C30 2.00k
C36 1µF 1µF 2200µF
J20 0.1uF 100V 100V GND GND
GVDD C8
R69 R30 R33 0 INB+
499 0
SPK_INB+ DAC OUTPUT
GND GND GND GND C9 10µF
R64 R35
220pF
100k 18.0k
GVDD PVDD
SHUNT FOR PBTL µF R36
TP8
PVDD_A R37
GVDD_B C10 22pF OUTB+
SPK_INB+ 0 2.00k
J31 C41 C42 C43
R99 C44 1µF 1µF GND GND
2200µF
INB+ 0 0.1uF 100V 100V C11
R95 R61 R68 0 INA-
GND 499 0
SPK_INA- DAC OUTPUT ZOBEL NETWORK
C12 10µF
GND GND GND GND R65 220pF
R70 POST FILTER FEEDBACK
SPK_INB- 100k 18.0k
J32 C62 L5
R100 GVDD_A
INB- TP9 1000pF R71 C13 22pF OUTA- OUTA+
0
GVDD_B 2.00k 7uH 6.5A
GND TP10 MA5173 C47 C152 C98
3.3V GND GND 0.68µF 1000pF 1µF
C14 250V 100V
R98 R72 R73 0 INA+
SPK_INA+ DAC OUTPUT J10
499 0
U8 C15 10µF R87
C61 C60 R88 R96
220pF GND GND
0.1µF 10µF 100k 18.0k 3.30
40 PVDD_A DAC_OUTB+ 1 DAC_OUTB+
35
PVDD_B DAC_OUTB-
2 DAC_OUTB- OUTA
R97 C16 22pF OUTA+
12
GVDD_A DAC_OUTA-
3 DAC_OUTA+ 2.00k
3.3V GND GND 30
GVDD_B DAC_OUTA+
4 DAC_OUTA- GND
AVDD GND GND L6
DAC-AVDD C63 1µF AVDD TP11 23 AVDD SPK_OUTA+ 41 SPK_OUTA+ SPK_OUTA+
TP12 56
DAC_AVDD SPK_OUTA-
39 SPK_OUTA- SPK_OUTA- OUTA-
DVDD TP17 7uH 6.5A
C71 C72 OUTA+
3.3V C65 1µF DVDD TP13 21 DVDD BST_A+ 44 C66 TP18 MA5173 C67 C153 C103
10µF 0.1µF OUTA-
9 DAC_DVDD BST_A- 43 0.033µF C68 TP19 0.68µF 1000pF 1µF
OUTB+
52 DAC_DVDD
0.033µF TP20 250V 100V J13
OUTB-
SPK_OUTB+ 36 SPK_OUTB+ SPK_OUTB+
R165 GND C73 11 34 SPK_OUTB- SPK_OUTB-
DVDD_REG SPK_OUTB-
0 GND GND 0.1µF R89 GNDA
C75 6
CN BST_B+
32 C76 GND GND Black
R166 GND 2.2µF 31 0.033µF C77 3.30
BST_B- TP15
0 8
CP
0.033µF GND
CLIP_OTW
15 SPK_INA+ CLIP_OTW 29 CLIP_OTW
SPK_INA+ CLIP_OTW
GND TP2
TP3
MCLK FROM SPK_INA-
16
25
SPK_INA-
28 FAULT
GND
BCLK SPK_INB+ SPK_INB+ FAULT FAULT L7
TP4
TP1
LRCK DAC OUTPUT SPK_INB-
26
SPK_INB-
18 FREQ_ADJ TP16 OUTB+
SDIN FREQ_ADJ
MCLK 50
MCLK
SCLK
SCLK 49
MCLK
SCLK C_START
24 C_START
FAULT TO 7uH 6.5A
MA5173 C79 C154 C104
I2S LRCK
LRCK
SDIN
47
48
LRCK
51 SDOUT MSP430/AIB 0.68µF
250V
1000pF 1µF
100V
SDIN SDIN SDOUT
TP21 TP22
SCL SDA
SCL 53 5 J15
SCL SCL CPVSS
I2C SDA
SDA 54 SDA
10 GND GND
R93
DGND
OSC-IOM 19 55 C107 C78 3.30
OSC_IOM AGND
OSC-IOP 20 1 0.047µF OUTB
OSC_IOP
J23 42
4 OSC-IOM MODE 14 MODE
GND
GND 38
SDOUT TO IBC
OSCILLATOR 3 RESET-AMP 27
RESET_AMP GND
37 GND
SYNC 2 DAC_MUTE 45
DAC_MUTE GND
33 GND GND L8
INTERFACE 1 OSC-IOP ADR 46 ADR GND 22
GND
13 OUTB-
GND OC-ADJ OC_ADJ 17
OC_ADJ GND
7 7uH 6.5A
TP14 MA5173 C81 C155 C105
GND TP23 3.3V 0.68µF 1000pF 1µF
R74 TAS3251DKQR 250V 100V J21
3.3V 22.0k GND CLIP_OTW D9 CLIP_OTW R78
Orange 560
GND R90 10.0k R94 GNDB
3.3V GND GND Black
R91 10.0k R101 3.3V 3.30
MODE
GND 0 GND
FAULT D10 FAULT R79
RESET-AMP R102 Red
MSP430 DAC_MUTE
0
560
GND
ADR
GND
MONITORS
R125
OUT_A+
0
J14 MODE R126
OUT_A-
MODE
0 TO
R127
OUT_B+ AIB
0
MODE GND
R128
OUT_B-
0

HEATSINK 3.3V J22


2 1 SLAVE MODE
R77 10.0k 4 3 MASTER MODE (600kHz)
J19 ADR 6 5 MASTER MODE AM1 (500kHz)
R76 20.0k 8 7 MASTER MODE AM2 (450kHz)
ADR H1
R75 30.0k

I2C ADDRESS GND

GND FREQUENCY ADJUST


GND

Figure 33. TAS3251EVM Schematics (4 of 5)

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 33


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Schematic and Bill of Materials www.ti.com

PVDD
U10
PVDD D11 VIN-PS 10 9 C22 GND L9 15V
J24 PVDD MAX = 36V 3A
VIN VCC
0.1uF J25
C23 C25 BST
2 C26 15V-VR
2.2µF 0.1µF 0.047µF 100µH 1.5A
100V 100V R34 8 1 SW-PS
RON/SD SW Hi Current Shunt
PVDD C31 C32 C33 182k C34 R58
47µF 1µF 0.01µF J26 7 3 D12 5600pF 4.99k
SS ISEN
63V 100V 100V PVDD-IN 1A
GND GND 5
RTN FB
6
C35
4700pF 4 11
SGND DAP
R84
LM5010ASD/NOPB 1.00k
GND
GND GND GND

GND
15V 12V 12V
U15
1 3 D13 R85
IN OUT
Green 1.50k
C38 4 TAB GND 2 C39 12V
4.7µF C83 47µF C84
25V 0.47µF LM2940IMP-12/NOPB 0.1uF 3.3V GND

GND GND J27 D14 R86


12V Green 499
GND GND GND GND 3.3V

GND

15V L3 5V-VR
U16 5V-VR 5V-USB J8
2 VIN SW 7 SW 5V SEL 5V
2.2uH 1 D17
C85 3 EN VOS 6 C86 2
10µF C1 100µF 3
8 5 22µF 1A
PG FB

EP 9 J29
R4 4 3.3V
AGND
GND 100k 1 GND GND
PGND
TPS62163DSGR

GND

3.3V
U7B
42 10
VIO AGND
1.8V 17
VDD18 BGND
44
5V C87 C88
U17 3.3V 10µF 0.1µF 33 16
TP5 VDD33 DGND1
30
DGND2
5V-IN 1
IN1 OUT1
14 3.3V 9
VCC DGND3
43
2 15 C89
TP6 IN1 OUT1
GND GND 0.1µF SRC4392IPFBR
C91 20
GND EN1
10µF R6 C92 GND
18 17 33.2k 22µF C90
SS_CTRL1 PG1
GND GND 0.1µF
C95 1µF 19 16 R7
NR/SS1 FB1
10.7k
SRC POWER
5V 1.8V
3.3V GND
4
IN2 OUT2
11 GND
5 12
IN2 OUT2
C2 6
EN2
10µF R8 C3 C93 C94
8 9 13.7k 22µF 10µF 0.1µF
SS_CTRL2 PG2
C4 1µF 7 10 R9
NR/SS2 FB2
11.0k
GND 3 GND GND
GND 13
GND GND
PAD 21

TPS7A8801RTJR

GND

Figure 34. TAS3251EVM Schematics (5 of 5)

34 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Schematic and Bill of Materials

6.2 Bill of Materials


Table 18 lists the EVM BOM.

Table 18. TAS3251EVM Bill of Materials


Designator QTY Value Description Package Reference Part Number Manufacturer
!PCB 1 Printed Circuit Board AAP090 Any
C1, C3, C92, 5 22uF CAP, CERM, 22 µF, 10 V, ±20%, X7R, 0805 0805 GRM21BZ71A226ME15L Murata
C124, C125
C2, C60, C71, 6 10uF CAP, CERM, 10 µF, 10 V, ±20%, X5R, 0603 0603 GRM188R61A106ME69D Murata
C87, C91, C93
C4, C63, C65, 5 1uF CAP, CERM, 1 µF, 16 V, ±10%, X7R, 0603 0603 GRM188R71C105KA12D Murata
C95, C107
C5, C8, C11, C14 4 10uF CAP, CERM, 10 µF, 16 V, ±10%, X7R, 1206 1206 GRM31CR71C106KAC7L Murata
C17, C27, C37, 34 0.1uF CAP, CERM, 0.1uF, 16V, ±10%, X7R, 0402 0402 GRM155R71C104KA88D MuRata
C40, C45, C54,
C58, C74, C80,
C99, C100, C101,
C102, C127,
C128, C129,
C130, C131,
C132, C133,
C134, C135,
C136, C137,
C138, C139,
C140, C143,
C144, C145,
C146, C147,
C148, C149
C18, C19, C56, 31 0.1uF CAP, CERM, 0.1 µF, 10 V, ±10%, X7R, 0402 0402 GRM155R71A104KA01D Murata
C59, C61, C69,
C70, C72, C73,
C88, C89, C90,
C94, C108, C109,
C110, C111,
C112, C113,
C114, C115,
C116, C117,
C118, C119,
C120, C121,
C122, C123,
C151, C156
C20, C21 2 0.1uF CAP, CERM, 0.1 µF, 16 V, ±10%, X7R, 0603 0603 GRM188R71C104KA01D Murata
C22, C36, C44, 6 0.1uF CAP, CERM, 0.1 µF, 50 V, ±10%, X7R, 0603 0603 C0603C104K5RACTU Kemet
C64, C84, C96
C23 1 2.2uF CAP, CERM, 2.2 µF, 100 V, ±10%, X7R, 1210 1210 C1210C225K1RACTU Kemet
C24, C82, C126, 4 0.1uF CAP, CERM, 0.1 µF, 16 V, ±10%, X7R, 0402 0402 GRM155R71C104KA88D Murata
C141
C25 1 0.1uF CAP, CERM, 0.1 µF, 100 V, ±10%, X7R, 0603 0603 GRM188R72A104KA35J Murata
C26 1 0.047uF CAP, CERM, 0.047 µF, 25 V, ±10%, X7R, 0402 0402 GRM155R71E473KA88D Murata
C28, C29, C32, 7 1uF CAP, CERM, 1 µF, 100 V, ±10%, X7R, 1206 1206 GRM31CR72A105KA01L Murata
C41, C42, C46,
C97
C30, C43 2 2200uF CAP, AL, 2200 µF, 50 V, ±20%, 0.023 ohm, TH Dia 18mm EEU-FC1H222 Panasonic
C31 1 47uF CAP, AL, 47 µF, 63 V, ±20%, 0.65 ohm, SMD SMT Radial F EEE-FK1J470P Panasonic
C33 1 0.01uF CAP, CERM, 0.01 µF, 100 V, ±10%, X7R, 0603 0603 06031C103KAT2A AVX
C34 1 5600pF CAP, CERM, 5600 pF, 50 V, ±10%, X7R, 0603 0603 GRM188R71H562KA01D Murata
C35 1 4700pF CAP, CERM, 4700 pF, 50 V, ±10%, X7R, 0603 0603 C0603X472K5RACTU Kemet
C38 1 4.7uF CAP, CERM, 4.7 µF, 25 V, ±10%, X7R, 1206 1206 GRM31CR71E475KA88L Murata
C39 1 47uF CAP, AL, 47 µF, 16 V, ±20%, 0.36 ohm, SMD SMT Radial D EEE-FK1C470P Panasonic
C47, C67, C79, 4 0.68uF CAP, Film, 0.68 µF, 250 V, ±5%, TH 18x9x17.5mm B32652A3684J EPCOS Inc
C81
C48, C49, C50, 7 470pF CAP, CERM, 470 pF, 25 V, ±5%, C0G/NP0, 0402 GRM1555C1E471JA01D Murata
C51, C53, C57, 0402
C150
C52 1 2200pF CAP, CERM, 2200 pF, 16 V, ±10%, X7R, 0603 0603 885012206036 Wurth Elektronik
C55 1 1uF CAP, CERM, 1 µF, 6.3 V, ±20%, X5R, 0402 0402 C1005X5R0J105M050BB TDK
C62, C106 2 1000pF CAP, CERM, 1000 pF, 50 V, ±5%, C0G/NP0, 0402 GRM1555C1H102JA01D Murata
0402
C66, C68, C76, 4 0.033uF CAP, CERM, 0.033 µF, 25 V, ±10%, X7R, 0603 0603 GRM188R71E333KA01D Murata
C77
C75 1 2.2uF CAP, CERM, 2.2 µF, 10 V, ±10%, X5R, 0402 0402 C1005X5R1A225K050BC TDK
C78 1 0.047uF CAP, CERM, 0.047 µF, 50 V, ±10%, X7R, 0603 0603 GRM188R71H473KA61D Murata

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 35


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Schematic and Bill of Materials www.ti.com

Table 18. TAS3251EVM Bill of Materials (continued)


Designator QTY Value Description Package Reference Part Number Manufacturer
C83 1 0.47uF CAP, CERM, 0.47 µF, 25 V, ±10%, X7R, 0603 0603 GRM188R71E474KA12D Murata
C85 1 10uF CAP, AL, 10 µF, 16 V, ±20%, 1.35 ohm, SMD SMT Radial B EEE-FK1C100R Panasonic
C86 1 100uF CAP, AL, 100 µF, 6.3 V, ±20%, 0.7 ohm, SMD SMT Radial C EEE-FK0J101UR Panasonic
C142 1 2.2uF CAP, CERM, 2.2 µF, 10 V, ±10%, X7R, 0603 0603 GRM188R71A225KE15D Murata
D1 1 Blue LED, Blue, SMD LED_0805 LTST-C170TBKT Lite-On
D2, D5, D6, D7, 7 Blue LED, Blue, SMD BLUE 0603 LED LB Q39G-L2N2-35-1 OSRAM
D8, D15, D16
D3, D13, D14 3 Green LED, Green, SMD LED_0805 LTST-C171GKT Lite-On
D4 1 Red LED, Red, SMD Red LED, LTST-C190CKT Lite-On
1.6x0.8x0.8mm
D9 1 Orange LED, Orange, SMD LED_0805 LTST-C170KFKT Lite-On
D10 1 Red LED, Red, SMD Red 0805 LED LTST-C170KRKT Lite-On
D11 1 100V Diode, Schottky, 100 V, 3 A, SMA SMA SK310A-TP Micro Commercial
Components
D12, D17 2 100V Diode, Schottky, 100 V, 1 A, SMA SMA B1100-13-F Diodes Inc.
H2, H3, H4, H5 4 MACHINE SCREW PAN PHILLIPS M3 M3 Screw RM3X8MM 2701 APM HEXSEAL
H6, H7, H8, H9 4 Standoff, Hex, 25mm, M3, Aluminum Aluminum M3 25mm 24438 Keystone
Hex Standoff
H10, H11, H12, 6 WASHER FLAT #6 STAINLESS STEEL FWSS 006 B&F Fastener Supply
H13, H14, H15
J1, J2, J11, J14, 16 Header, 100mil, 2x1, Gold, TH Sullins 100mil, 1x2, 230 PBC02SAAN Sullins Connector
J16, J19, J20, J26, mil above insulator Solutions
J27, J29, J31, J32,
J33, J34, J35, J37
J3, J4, J6, J7, J8, 6 Header, 100mil, 3x1, Gold, TH PBC03SAAN PBC03SAAN Sullins Connector
J30 Solutions
J5 1 RCA Jack, Red, R/A, TH PC Mount Phono Jack- 971 Keystone
Red, TH
J9 1 Header (shrouded), 100 mil, 7x2, Gold, TH 7x2 Shrouded Header SBH11-PBPC-D07-ST-BK Sullins Connector
Solutions
J10, J15, J24 3 Dual Binding Posts with Base, 2x1, TH Dual Binding Posts with 6883 Pomona Electronics
Base, 2x1, TH
J12 1 Receptacle, 50mil, 6x1, Gold, TH Receptacle, 6x1, 50mil, 851-43-006-10-001000 Mill-Max
TH
J13, J21 2 Binding Post, BLACK, TH 11.4x27.2mm 7007 Keystone
J17, J36 2 Receptacle, 50mil, 6x1, Gold, R/A, TH 6x1 Receptacle LPPB061NGCN-RC Sullins Connector
Solutions
J18 1 Connector, Receptacle, Micro-USB Type AB, Connector, USB Micro DX4R205JJAR1800 JAE Electronics
R/A, Bottom Mount SMT AB
J22 1 Header, 100mil, 4x2, Tin, TH Header, 4x2, 100mil, Tin PEC04DAAN Sullins Connector
Solutions
J23 1 Header (friction lock), 100mil, 4x1, Gold, TH Header 4x1 keyed 0022112042 Molex
J25 1 JUMPER TIN SMD 6.85x0.97x2.51 mm S1911-46R Harwin
J28 1 Receptacle, 100mil, 14x2, Gold, TH 14x2 Receptacle SSW-114-01-G-D Samtec
L1 1 470nH Inductor, Shielded Drum Core, Ferrite, 470 nH, 2 Inductor, 2x1.2x2mm VLS2012ET-R47N TDK
A, 0.059 ohm, SMD
L2 1 600 ohm Ferrite Bead, 600 ohm @ 100MHz, 2A, 0805 0805 MPZ2012S601A TDK
L3 1 2.2uH Inductor, Shielded, Ferrite, 2.2 uH, 1.72 A, 0.059 4.0x2.0x4.0mm VLCF4020T-2R2N1R7 TDK
ohm, SMD
L4 1 120 ohm Ferrite Bead, 120 ohm @ 100 MHz, 0.4 A, 0402 0402 MMZ1005Y121C TDK
L5, L6, L7, L8 4 7uH Inductor, Toroid, Powdered Iron, 7 µH, 6.5 A, 28.6x12.3mm MA5173-AE Coilcraft
0.0215 ohm, TH
L9 1 100uH Inductor, Shielded Drum Core, Ferrite, 100 µH, SMD 7447714101 Wurth Elektronik
1.5 A, 0.165 ohm, SMD
Q2, Q3, Q4, Q5, 7 40 V Transistor, NPN, 40 V, 0.15 A, SOT-23 SOT-23 MMBT2222A Fairchild
Q8, Q9, Q10 Semiconductor
R1 1 40.2k RES, 40.2 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0402 ERJ-2RKF4022X Panasonic
0402
R2 1 1.00Meg RES, 1.00 M, 1%, 0.1 W, 0603 0603 RC0603FR-071ML Yageo America
R3 1 162k RES, 162 k, 1%, 0.1 W, 0603 0603 RC0603FR-07162KL Yageo America
R4, R32, R59, 6 100k RES, 100 k, 1%, 0.1 W, 0603 0603 RC0603FR-07100KL Yageo America
R64, R65, R88

36 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Schematic and Bill of Materials

Table 18. TAS3251EVM Bill of Materials (continued)


Designator QTY Value Description Package Reference Part Number Manufacturer
R5, R66, R77, 12 10.0k RES, 10.0 k, 1%, 0.05 W, 0201 0201 RC0201FR-0710KL Yageo America
R90, R91, R114,
R129, R144,
R149, R150,
R154, R155
R6 1 33.2k RES, 33.2 k, 1%, 0.1 W, 0603 0603 RC0603FR-0733K2L Yageo America
R7 1 10.7k RES, 10.7 k, 1%, 0.1 W, 0603 0603 RC0603FR-0710K7L Yageo America
R8 1 13.7k RES, 13.7 k, 1%, 0.1 W, 0603 0603 RC0603FR-0713K7L Yageo America
R9 1 11.0k RES, 11.0 k, 1%, 0.1 W, 0603 0603 RC0603FR-0711KL Yageo America
R54, R55, R62, 19 0 RES, 0, 5%, 0.1 W, 0603 0603 ERJ-3GEY0R00V Panasonic
R99, R100, R102,
R103, R104,
R112, R113,
R130, R131,
R132, R134,
R135, R165,
R168, R169, R170
R13, R30, R61, 4 0 RES, 0, 5%, 0.25 W, 1206 1206 RC1206JR-070RL Yageo America
R72
R14, R33, R68, 4 0 RES, 0, 5%, 0.125 W, 0805 0805 ERJ-6GEY0R00V Panasonic
R73
R16 1 33.0 RES, 33.0, 1%, 0.1 W, 0402 0402 ERJ-2RKF33R0X Panasonic
R17, R18, R21, 5 49.9 RES, 49.9, 1%, 0.063 W, 0402 0402 RC0402FR-0749R9L Yageo America
R24, R43
R19, R46, R47, 11 560 RES, 560, 5%, 0.1 W, 0603 0603 RC0603JR-07560RL Yageo America
R48, R49, R57,
R78, R79, R106,
R108, R141
R20, R23, R84, 4 1.00k RES, 1.00 k, 1%, 0.0625 W, 0402 0402 RC0402FR-071KL Yageo America
R110
R22, R58, R124, 4 4.99k RES, 4.99 k, 1%, 0.063 W, 0402 0402 RC0402FR-074K99L Yageo America
R133
R25, R123 2 10.0k RES, 10.0 k, 1%, 0.063 W, AEC-Q200 Grade 0, 0402 RMCF0402FT10K0 Stackpole Electronics
0402 Inc
R26, R27, R111 3 0 RES, 0, 5%, 0.063 W, 0402 0402 ERJ-2GE0R00X Panasonic
R31, R36, R125, 8 0 RES, 0, 5%, 0.125 W, 0805 0805 RC0805JR-070RL Yageo America
R126, R127,
R128, R159, R164
R34 1 182k RES, 182 k, 1%, 0.125 W, 0805 0805 ERJ-6ENF1823V Panasonic
R38, R39, R40, 7 25.5k RES, 25.5 k, 1%, 0.05 W, 0201 0201 RC0201FR-0725K5L Yageo America
R42, R44, R45,
R156
R41, R157 2 47.0k RES, 47.0 k, 1%, 0.0625 W, 0402 0402 RC0402FR-0747KL Yageo America
R50, R51, R52, 7 2.00k RES, 2.00 k, 1%, 0.1 W, 0603 0603 RC0603FR-072KL Yageo America
R53, R105, R107,
R109
R56 1 8.06k RES, 8.06 k, 1%, 0.1 W, 0603 0603 RC0603FR-078K06L Yageo America
R60 1 3.30k RES, 3.30 k, 1%, 0.1 W, 0603 0603 RC0603FR-073K3L Yageo America
R67, R69, R86, 5 499 RES, 499, 1%, 0.1 W, 0603 0603 RC0603FR-07499RL Yageo America
R95, R98
R74 1 22.0k RES, 22.0 k, 1%, 0.1 W, 0603 0603 RC0603FR-0722KL Yageo America
R75 1 30.0k RES, 30.0 k, 1%, 0.1 W, 0603 0603 RC0603FR-0730KL Yageo America
R76 1 20.0k RES, 20.0 k, 1%, 0.1 W, 0603 0603 RC0603FR-0720KL Yageo America
R80, R92, R121, 4 10.0k RES, 10.0 k, 1%, 0.1 W, 0402 0402 ERJ-2RKF1002X Panasonic
R145
R85 1 1.50k RES, 1.50 k, 1%, 0.1 W, 0603 0603 RC0603FR-071K5L Yageo America
R115, R116, 4 100k RES, 100 k, 1%, 0.0625 W, 0402 0402 RC0402FR-07100KL Yageo America
R117, R118
R136, R137, 4 47.0k RES, 47.0 k, 1%, 0.05 W, 0201 0201 RC0201FR-0747KL Yageo America
R138, R139
R140 1 4.75 RES, 4.75, 1%, 0.1 W, 0603 0603 RC0603FR-074R75L Yageo America
R142, R143, 6 33.2 RES, 33.2, 1%, 0.05 W, 0201 0201 RC0201FR-0733R2L Yageo America
R146, R151,
R152, R153
R147 1 0 RES, 0, 5%, 0.05 W, 0201 0201 ERJ-1GE0R00C Panasonic
R148 1 43.2 RES, 43.2, 1%, 0.05 W, 0201 0201 RC0201FR-0743R2L Yageo America
R158 1 51.0k RES, 51.0 k, 1%, 0.05 W, 0201 0201 RC0201FR-0751KL Yageo America
S1, S3 2 Switch, SPDT, On-On, 2 Pos, TH Switch, 7x4.5mm 200USP1T1A1M2RE E-Switch

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 37


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Schematic and Bill of Materials www.ti.com

Table 18. TAS3251EVM Bill of Materials (continued)


Designator QTY Value Description Package Reference Part Number Manufacturer
S2, S4, S5, S6, 7 Switch, Tactile, SPST-NO, 0.05A, 12V, SMT Switch, 4.4x2x2.9 mm TL1015AF160QG E-Switch
S7, S8, S10
SH1, SH2, SH3, 22 1x2 Shunt, 100mil, Gold plated, Black Shunt 969102-0000-DA 3M
SH4, SH5, SH6,
SH7, SH8, SH9,
SH10, SH11,
SH12, SH13,
SH14, SH15,
SH16, SH17,
SH18, SH19,
SH20, SH21,
SH22
TP1, TP2, TP3, 8 Test Point, Miniature, Orange, TH Orange Miniature 5003 Keystone
TP4, TP17, TP18, Testpoint
TP19, TP20
TP5 1 Test Point, Multipurpose, Red, TH Red Multipurpose 5010 Keystone
Testpoint
TP6 1 Test Point, Multipurpose, Black, TH Black Multipurpose 5011 Keystone
Testpoint
TP7, TP8, TP15, 4 Test Point, Multipurpose, Grey, TH Grey Multipurpose 5128 Keystone
TP16 Testpoint
U1 1 3-A Step-Down Converter with Hiccup Short RLT0007A TPS62085RLTR Texas Instruments
Circuit Protection in 2x2 QFN Package,
RLT0007A
U2 1 IC MCU 32BIT, TQFP-128 TQFP-128 XEF216-512-TQ128-C20 XMOS semiconductor
U3 1 TCA9406 Dual Bidirectional 1-MHz I2C-BUS and DCU0008A TCA9406DCUR Texas Instruments
SMBus Voltage Level-Translator, 1.65 to 3.6 V,
-40 to 85 degC, 8-pin US8 (DCU), Green (RoHS
& no Sb/Br)
U4 1 Photolink- Fiber Optic Receiver, TH 13.5x10x9.7mm PLR135/T10 Everlight
U5 1 ULTRA-SMALL SUPPLY VOLTAGE DCK0005A TPS3802K33DCKR Texas Instruments
SUPERVISORS, DCK0005A
U6 1 2-BIT UNDIRECTIONAL VOLTAGE-LEVEL DQM0008A SN74AVC2T244DQMR Texas Instruments
TRANSLATOR, DQM0008A (X2SON-8)
U7 1 216 SPS High-end Combo Sample Rate PFB0048A SRC4392IPFBR Texas Instruments
Converter, 144dB, 1.8 / 3.3V, -40 to 85 degC, 48-
Pin TQFP (PFB), Green (RoHS & no Sb/Br)
U8 1 175-W Stereo, 350-W Mono PurePath Ultra-HD DKQ56 TAS3251DKQR Texas Instruments
Digital-Input Class-D Amplifier with DSP
Processing, DKQ0056A (SSOP-56)
U9, U11, U13, 5 Single 2-Line to 1-Line Data Selector Multiplexer, DCT0008A SN74LVC2G157DCTR Texas Instruments
U14, U31 DCT0008A (SSOP-8)
U10 1 High Voltage 1A Step Down Switching Regulator, SDC10A LM5010ASD/NOPB Texas Instruments
10-pin LLP, Pb-Free
U12 1 MIXED SIGNAL MICROCONTROLLER, RHA0040B MSP430G2955IRHA40R Texas Instruments
RHA0040B (VQFN-40)
U15 1 1A Low Dropout Regulator, 4-pin SOT-223, Pb- MP04A LM2940IMP-12/NOPB Texas Instruments
Free
U16 1 Buck Step Down Regulator with 3 to 17 V Input DSG0008A TPS62163DSGR Texas Instruments
and 5 V Output, -40 to 85 degC, 8-Pin WSON
(DSG), Green (RoHS & no Sb/Br)
U17 1 Dual, 1-A, Low Noise (3.8-uVRMS), LDO Voltage RTJ0020D TPS7A8801RTJR Texas Instruments
Regulator, RTJ0020D (WQFN-20)
U18, U19, U20, 8 Single Bus Buffer Gate With 3-State Output, DSF0006A SN74LVC1G125DSFR Texas Instruments
U21, U22, U23, DSF0006A (X2SON-6)
U24, U25
U26 1 Programmable 1-PLL VCXO Clock Synthesizer PW0014A CDCE913PWR Texas Instruments
With 1.8-V, 2.5-V, and 3.3-V Outputs, PW0014A
(TSSOP-14)
U27, U28 2 SINGLE SCHMITT-TRIGGER INVERTER, DRL0005A SN74LVC1G14DRLR Texas Instruments
DRL0005A (SOT-5)
U29 1 DUAL BUFFER/DRIVER WITH OPEN DRAIN DSF0006A SN74LVC2G07DSFR Texas Instruments
OUTPUTS, DSF0006A
U30 1 Single-Channel, Adjustable Supervisory Circuit in DRY0006A TPS3897ADRYR Texas Instruments
Ultra-Small Package, DRY0006A (USON-6)
Y1 1 OSC, 24 MHz, 2.25 - 3.63 V, SMD 2x1.6mm ASTMLPA-24.000MHZ-EJ- Abracon Corporation
E-T
Y2 1 OSC, 24.576 MHz, 2.25 - 3.63 V, SMD 2x1.6mm ASTMHTA-24.576MHZ-AJ- Abracon Corporation
E
Y3 1 Oscillators, 22.5792MHz, CMOS, 3.3V, SMD 2x2.5mm TD-22.5792MBD-T TXC Corporation
C6, C9, C12, C15 0 220pF CAP, CERM, 220 pF, 50 V,±5%, C0G/NP0, 0603 0603 GRM1885C1H221JA01D Murata
C7, C10, C13, C16 0 22pF CAP, CERM, 22 pF, 50 V, ±5%, C0G/NP0, 0603 0603 GRM1885C1H220JA01D Murata

38 TAS3251 Evaluation Module SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
www.ti.com Schematic and Bill of Materials

Table 18. TAS3251EVM Bill of Materials (continued)


Designator QTY Value Description Package Reference Part Number Manufacturer
C98, C103, C104, 0 1uF CAP, CERM, 1 µF, 100 V, ±10%, X7R, 1206 1206 GRM31CR72A105KA01L Murata
C105
C152, C153, 0 1000pF CAP, CERM, 1000 pF, 50 V, ±5%, C0G/NP0, 1206 GRM3195C1H102JA01D Murata
C154, C155 1206
FID1, FID2, FID3, 0 Fiducial mark. There is nothing to buy or mount. Fiducial N/A N/A
FID4, FID5, FID6
H1 0 Heat Sink, Vertical Heatsink ATS-TI1OP-1099-C1-R1 Advanced Thermal
Solutions
R10 1 0 RES, 0, 5%, 0.1 W, 0603 0603 ERJ-3GEY0R00V Panasonic
R11, R12, R63, 0 0 RES, 0, 5%, 0.1 W, 0603 0603 ERJ-3GEY0R00V Panasonic
R101, R166, R167
R15, R35, R70, 0 18.0k RES, 18.0 k, 1%, 0.1 W, 0603 0603 RC0603FR-0718KL Yageo America
R96
R28 0 0 RES, 0, 5%, 0.125 W, 0805 0805 ERJ-6GEY0R00V Panasonic
R29, R37, R71, 0 2.00k RES, 2.00 k, 1%, 0.1 W, 0603 0603 RC0603FR-072KL Yageo America
R97
R87, R89, R93, 0 3.30 RES, 3.30, 1%, 0.25 W, 1206 1206 ERJ-8RQF3R3V Panasonic
R94
R119, R120, R122 0 10.0k RES, 10.0 k, 1%, 0.1 W, 0402 0402 ERJ-2RKF1002X Panasonic
R160, R161, 0 0 RES, 0, 5%, 0.05 W, 0201 0201 ERJ-1GE0R00C Panasonic
R162, R163

SLAU757B – January 2018 – Revised January 2019 TAS3251 Evaluation Module 39


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
Revision History www.ti.com

Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from A Revision (November 2018) to B Revision ........................................................................................... Page

• Changed column 3 title From: Configuration for BTL To: Configuration for PBTL in Table 2 ................................... 9
• Changed J19 Configuration From: Install To: Remove in Table 2 .................................................................. 9

Revision History

Changes from Original (January 2018) to A Revision .................................................................................................... Page

• Changed the document From: Advanced Information To: Production Release................................................... 1

40 Revision History SLAU757B – January 2018 – Revised January 2019


Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you
will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these
resources.
TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with
such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for
TI products.
TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated

You might also like