Architecture
Architecture
IT SECTION
COURSE: ARCHITECTURE
LECTURER: MR CHAMBWA
- i) Mnemonic: A symbolic name for a single executable machine language
instruction, used for ease of programming.
b) Registers:
- iii) Memory Buffer Register (MBR): Temporarily holds data being transferred
to or from memory.
2. Decode: The control unit translates the fetched instruction into signals.
a) Definitions:
- iii) Instruction Set: The complete set of instructions that a CPU can execute.
- iv) Assembler: A tool that translates assembly language into machine code.
This breaks down the instruction into parts that specify the operation, the
source of the data, the destination for the result, and any additional data.
1. Registers
2. L1 Cache
3. L2 Cache
4. L3 Cache
8. Optical Disk
9. Magnetic Tapes
Propagation delay is the time it takes for a signal to travel from the source to
the destination. Skew occurs when there is a difference in propagation delays
between different signal paths in a parallel transmission, leading to timing
mismatches.
Truth Table:
| J | K | Q (next) |
| 0 | 0 | Q (same) |
|0|1|0 |
|1|0|1 |
| 1 | 1 | Q’ (toggle)|
Schematic Diagram:
Functionality Explanation:
- When J=0 and K=0, the flip-flop holds the current state.
b) Addressing Modes:
- i) CS (Code Segment): Holds the base address for the current code
segment, used during instruction fetching.
- ii) SS (Stack Segment): Contains the base address for the stack segment,
which is used for stack operations.
- iii) DS (Data Segment): Contains the base address for the data segment,
used to hold variables and other data.