0% found this document useful (0 votes)
3 views

verilog-2

The document discusses various types of adders, including binary adders and carry lookahead adders, highlighting their functionalities and delays. It also covers memory types such as SRAM and DRAM, explaining their characteristics and operational differences. Additionally, the document touches on finite state machines (FSM) and their logic design.

Uploaded by

singhsabhyata52
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
3 views

verilog-2

The document discusses various types of adders, including binary adders and carry lookahead adders, highlighting their functionalities and delays. It also covers memory types such as SRAM and DRAM, explaining their characteristics and operational differences. Additionally, the document touches on finite state machines (FSM) and their logic design.

Uploaded by

singhsabhyata52
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 11

Date

Page

c Bipble Cazy Adde


E
iotlen im Binazy Adder

addey ihe cay


ripple caa1y
Cach fll adde,is paAled to the nem
eak.
full addoe isa the aLute Thil the
bit o Hhe mUst unit fo
additien
carry ztn preyioul bit, zes LlHing ig 4
te
on delay that incxcakes lincakly wit
agti
pjeiple
Lhe tundamental, þehind caxloak ahead adde i
camy
the
bitiaa boallel mnpek. ThR

#G1ene zate a)
cagny if both te
bit

bits ie1
Date
Page

te
thil gaat
dete, bmined esingFalleati and
praagate bigalas

Co
EAgBo tA, Bo)

=Arept(A, aE,)(hg k,tlatB) C.)

Disadv- Hoegoe
totttisohen moe

sheed CLAe ae

te ze duced aa2y
Data
Page

Delay'- The laganithnic deby incanylnsk


ahe a
oddo'
co71y addeuk moke
inar
te
delay n
iple
bit edth.

Deloy and its tyes ii


HD

1Cokt
tie, t=3n
tE0

[i) Gnskelay Paspagtib lay


(i)Fal Dela

fmtor and kontta auigamet Delay (Velileg)

Ciat Delay
taken hy tte

ol2lAise delay
28/02/2025 10:47
Date
Page

Io tkeny
qxtzto laf

Pall deloy

fun ot4 Deloy i The takem by


thgate

te Gns,
1tzoilcalalated ad

auigdt
adolet KeR
VHDL Code ot -bit binaay

28/02/2 025 10347


Date
Page

+MeotUt
Sigle Peit RAM
Du Pa?t RAM

M
AAM ko

y ssohoe Magmetic Tae


Cache
Static kRAM (SRAM) Dynamic KIM(DRAN)

ot data.
SRAM dacs not ned
peuidic¬tplacamatto hlaisonbai to maitaiy
maintain aata, charge an. necaparitn
tetoie daa'i

complex tmn DRÀM. 8470ixe thag SRA

SRAM aue ator


vi

28/02/2025 10:47
Date
8X8 AA74 Page

Each Laatioy
-Data ot hat bit
Datai 3 tatibn
Cdeot) 8xK RAM
(dain
Add eJ I|000D

RAM.
Ohen awe is bigta, olata ik Atoed te the
+nis pottTiezcpaeAent tecatirn.
( Adzess 2bit te bit at

site dota 'Ato oddzei locathion

Read dataCtrem Lecatieng

NofE AU he ope ration2ae ybanizd


ite
Libxany.
Ceec. stdlagic l64al

terd singjatkAM
Date
Page

poet clkils a.egij


cagic -
LJeiig td
Addai indthgic-yectoe [2dauon t);
Vectoa(3dan to n);
diniinstd lagic

eondsiglaptitRAs;

begin

4siing-edge(alb)tben
iaathintsyalsnäigdfadd)dEdinj
Date
Page

DuALpoRT RAM

diA oletA
din8
Dual Past lotB
A
add

Aclaoalag i- Rcad ond eite npcathien cate


at the_Bome
baany i'cce
ue tece.munucistoai

din A, dinbiuttd.Logic uect daeg

EondduaPotRanj

tyte=(otherd(ohon4> b
paramiran
Date
Paga

bagi

ayefsnigpoc[add'aA))É dina
Tamlin iat

Edin 8
amftr intcgenfloatigcd
addz.&)

Tam tointegee [untiged ladar. B)D;


dot A

esad bokavinali

sM (inite, state Machine) Mooee FSM

ESM oTe
Seaeatal ciroitt ted isa digta

mAhi
contxoll,
anyProreMA').

ESN ha finite numbetu o


tatek aod baled

detesmine) Lwhat t do st
Date
Page

8tate hot

()Next State Logici oletelominel the mt

sigpsal

checkiist Poe ESM:

ot declaatien
Stale Azialle.

SybniAatitn of
Btáte
Date
Page

Mcaly FSM

Logjc
togi
Rogiste
sipoal
Ltinhinatita

cLennt input

annd
a stat negistesr whith hatade tate.
the haekeoat

Thetoe maisonslly modellend

You might also like