0% found this document useful (0 votes)
24 views4 pages

Btech Ece 5 Sem Computer Architecture and Organization 2012

The document is an examination paper for a Computer Architecture and Organization course, detailing the structure and types of questions included. It consists of multiple choice questions, short answer questions, and long answer questions, covering various topics such as memory types, CPU components, and algorithms. The exam is set for a duration of 3 hours with a total of 70 marks.

Uploaded by

Aritra Sengupta
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
24 views4 pages

Btech Ece 5 Sem Computer Architecture and Organization 2012

The document is an examination paper for a Computer Architecture and Organization course, detailing the structure and types of questions included. It consists of multiple choice questions, short answer questions, and long answer questions, covering various topics such as memory types, CPU components, and algorithms. The exam is set for a duration of 3 hours with a total of 70 marks.

Uploaded by

Aritra Sengupta
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

http://www.makaut.

com

Name : ……………………………………………………………
Roll No. : ……………………………………………..…………..
Invigilator's Signature : ………………………………………..

CS/B.TECH/ECE(O)/SEM-5/EC-503/2012-13
2012
COMPUTER ARCHITECTURE AND
ORGANIZATION
Time Allotted : 3 Hours Full Marks : 70

The figures in the margin indicate full marks.


Candidates are required to give their answers in their own words
as far as practicable.

GROUP – A
( Multiple Choice Type Questions )
1. Choose the correct alternatives for any ten of the following :
10 1 = 10
i) The logic circuit in ALU is
a) entirely combinational
b) entirely sequential
c) combinational cum sequential
d) none of these.
ii) Physical memory broken down into groups of equal size
is called
a) page b) tag
c) block d) index.
iii) Principle of the locality justifies the use of
a) interrupts b) DMA
c) polling d) cache memory.

5305(O) [ Turn over


CS/B.TECH/ECE(O)/SEM-5/EC-503/2012-13

iv) A 'hit' occurs


a) when a word is found in virtual memory
b) when a word is found in cache memory
c) when a word is not found in virtual memory
d) when a word is not found in cache memory.
v) A digital computer has a common bus system for 16
registers of 32-bits each. How many MUX are needed
and what will be the size of each MUX ?
a) 32, 16 b) 16, 32
c) 8, 16 d) 16, 8.
vi) Number of transistor in a CMOS static RAM cell is
a) 1 b) 4
c) 6 d) none of these.
vii) CPU consists of
a) main memory and ALU
b) main memory, ALU and control unit
c) cache memory, ALU and control unit
d) ALU, control unit and registers.
viii) Which operating system supports multiple CPUs
through shared main memory ?
a) Multi programming OS
b) Real-time OS
c) Distributed OS
d) Multiprocessing OS.
ix) Micro operation in computers is an operation
a) In ALU
b) on stored data in register
c) in control unit
d) performed by the operating system.

5305(O) 2
CS/B.TECH/ECE(O)/SEM-5/EC-503/2012-13

x) asynchronous data transfer


a) can be initiated by source or destination device
b) is initiated by source device
c) is initiated by destination device
d) is controlled by clock and can be initiated by
source or destination device.
xi) How many memory locations can be addressed by a
32-bit computer ?
a) 64 kB b) 32 kB
c) 4 GB d) 4 MB.

GROUP – B
( Short Answer Type Questions )
Answer any three of the following. 3 5 = 15

2. Draw the control circuit for the following RTL :


T1 :A B

T2 :A C

3. With a diagram distinguish between DRAM and SRAM.

4. What is locality of reference ? What is memory mapping ?


Why is it needed ? 2+1+2

5. a) Briefly explain IEEE 754 standard format for floating


point representation in single precision.
b) Write + 7 10 in IEEE 754 floating point representation

in double precision. 3+2

6. What are the different types of interrupts ? Give an


example. What is programmed I/O technique ?

5305(O) 3 [ Turn over


CS/B.TECH/ECE(O)/SEM-5/EC-503/2012-13

GROUP – C
( Long Answer Type Questions )
Answer any three of the following. 3 15 = 45
7. a) Using Booth's algorithm multiply ( – 9 ) and ( – 3 ). 10
b) Show how the non-restoring method is deduced from
restoring division method. 3
c) Write down the steps of the algorithm of addition or
subtraction of two floating point numbers. 2
8. a) Discuss the principle of carry look ahead adder and
design a 4-bit CLA adder and estimate speed
enhancement with respect to ripple carry adder. 5 + 4
b) Briefly state the relative advantages and disadvantages
of parallel adder over serial adder. 3
c) X=(A+B) C
Write down the Zero address and one address
instruction for the expression. 3
9. Write short notes on any three of the following : 3 5
a) Magnetic recording
b) Adder-subtractor circuit
c) Bus organization using tri-state buffer
d) DMA
e) Addressing moods.
10. a) What do you mean by logical address space and
physical address space ?
b) Explain with an example how logical address is
converted into physical address ? Explain how page
replacements take place.
c) Write the advantages of virtual memory system.
d) i) How many address lines are present in a
256 K 8 RAM ?
ii) How many such RAMs will be required to
construct 1M 32 memory bank ?
iii) How many such RAMs will be required to
construct 512 K 32 memory bank ?
2+4+3+(3 2)

5305(O) 4

You might also like