Scribd
Upload
71 views3 pages

Lab 5 Counter 2324s2

The document outlines the details for Laboratory 5 of the CCIT4082 Digital Logic and Systems course, focusing on designing a synchronous counter using JK flip-flops. Students are required to construct a state table, determine excitation equations, and simulate their design using OrCAD Lite, with specific submission guidelines for handwritten work. The lab is an individual assignment with a strict deadline and file naming convention.

Uploaded by

Angus Ng
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
71 views3 pages

Lab 5 Counter 2324s2

The document outlines the details for Laboratory 5 of the CCIT4082 Digital Logic and Systems course, focusing on designing a synchronous counter using JK flip-flops. Students are required to construct a state table, determine excitation equations, and simulate their design using OrCAD Lite, with specific submission guidelines for handwritten work. The lab is an individual assignment with a strict deadline and file naming convention.

Uploaded by

Angus Ng
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

CCIT4082 Digital Logic and Systems (Spring 2024)

CCIT 4082 Digital Logic and Systems


HKU SPACE Community College, 2023 – 2024, Semester 2

Class: Name: Date:

Laboratory 5: Synchronous Counter


Expected Duration: 90 minutes
xrff iti
[⼀
勇

"
C
时

1. Introduction 。 C、
2

Λ ( 1 “ 6
c ∴+

In this lab, we are going to design a synchronous counter. The designed circuit will be simulated using the
OrCAD capture and PSpice.
|

2. Synchronous Counter
0
⽇占 、
0 →
4

Using JK flip-flops (7473) and some external gates, design a synchronous counter that loops the sequence:
22 i
4 2
1

⼼
…→4→7→6→0→3→1→4→…
⼀ ( o) l i 1) 00) 01105 、 1 "

(a) Construct the state table of the counter.


(b) Determine the excitation equations (flip-flop input equations) for the JK flip-flops. Show your steps
clearly.
(c) Based on the result in part (b), simulate your design on OrCAD Lite.

Submission:
Submit to SOUL a single PDF file which contains:
(i) The answers for Section 2(a), 2(b) and 2(c).
− All answers must be HAND-WRITTEN. Handwriting using tablets, poor writing, or typing are
NOT accepted.
(ii) Print-screens of the schematic and simulation screen.
(iii) A brief description of the design and simulation.

Note:
− Name the PDF file as DLS_Lab5_<yourname>_<studentID>.pdf
◆ e.g., DLS_Lab5_CHANTaiMan_20002000.pdf
− Late Submission will NOT be accepted.
This is an individual work. You must finish this work alone.

1 / 1
10 ) " 10 000011 > 5 1 "

sktlinfloy
present stafe
uesewle
Q2 0 , O、 [
D ( + ) θ ( t) θ (tt) J 2 K
22 .
25 . ,
K J K
, . ,

… ( 14
0 0 。 0 0 X 4

。
0 0
1 Xoxx 1
|

。
,

,
〈c 、
X
5 1 ; X XXxx x
1
0 " 0 0 OX X 、 × 0

Y 514
|

1 )
时
1 、 x

10
" X 、 /
XXX × 4
xx
0
1
1
。 0 0
X 14
1 0
f

“ 1 时 9
0 XOx 5 x 1

a. Os
Jz2 为

1 Rr
0※
了

⽗
- )
… ,
x .

4 ” " 1 以

4 4
呢
0
0
。

X X
f
,

×
1 X 0 1

5 Q Qi

lkc
2
≤
.

孙
.

Q (E a Qs
J
《 ⼜

了它 (
2 .

Qr

)
” 1 …

2
。
” ” ( …”
1

∵
(
。 X 4 4 ← (

x X 1
0
x
[

X
了 .
⼆ α。 7 = Qi + Qi
k x 53

囇
J∞
.

0
”
”
QI ” 1 ⼆ …

x
" 1

( X J ×
xx
「
。
。

x …
|

”
f
0
\ ×

Jo =
Qii K 0
= Q2 +2

÷
P
…
—

←□ 20

品 w e

You might also like