Scribd
Upload
36 views4 pages

8251 - Usart

The 8251 USART is a device that facilitates communication between a microprocessor and peripheral devices by converting serial data to parallel form and vice versa. It includes various blocks such as data bus buffer, read/write control logic, and transmit/receive buffers to manage data transmission and control signals. The document also outlines how to interface the 8251 with the 8085 microprocessor, detailing connections and control signals necessary for operation.

Uploaded by

Azim Hasan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
36 views4 pages

8251 - Usart

The 8251 USART is a device that facilitates communication between a microprocessor and peripheral devices by converting serial data to parallel form and vice versa. It includes various blocks such as data bus buffer, read/write control logic, and transmit/receive buffers to manage data transmission and control signals. The document also outlines how to interface the 8251 with the 8085 microprocessor, detailing connections and control signals necessary for operation.

Uploaded by

Azim Hasan
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

8251 USART

8251 universal synchronous asynchronous receiver transmitter (USART) acts as a mediator


between microprocessor and peripheral to transmit serial data into parallel form and vice versa.
1. It takes data serially from peripheral (outside devices) and converts into parallel data.
2. After converting the data into parallel form, it transmits it to the CPU.
3. Similarly, it receives parallel data from microprocessor and converts it into serial form.
4. After converting data into serial form, it transmits it to outside device (peripheral).

Block Diagram of 8251 USART

It contains the following blocks:


Data bus buffer –
This block helps in interfacing the internal data bus of 8251 to the system data bus. The data
transmission is possible between 8251 and CPU by the data bus buffer block.
Read/Write control logic –
It is a control block for overall device. It controls the overall working by selecting the operation to
be done. The operation selection depends upon input signals as:
In this way, this unit selects one of the three registers- data buffer register, control register, status
register.
Modem control (modulator/demodulator) –
A device converts analog signals to digital signals and vice-versa and helps the computers to
communicate over telephone lines or cable wires. The following are active-low pins of Modem.
• DSR: Data Set Ready signal is an input signal.
• DTR: Data terminal Ready is an output signal.
• CTS: It is an input signal which controls the data transmit circuit.
• RTS: It is an output signal which is used to set the status RTS.
Transmit buffer –
This block is used for parallel to serial converter that receives a parallel byte for conversion into
serial signal and further transmission onto the common channel.
• TXD: It is an output signal, if its value is one, means transmitter will transmit the data.
Transmit control –
This block is used to control the data transmission with the help of following pins:
• TXRDY: It means transmitter is ready to transmit data character.
• TXEMPTY: An output signal which indicates that TXEMPTY pin has transmitted all the
data characters and transmitter is empty now.
• TXC: An active-low input pin which controls the data transmission rate of transmitted data.
Receive buffer –
This block acts as a buffer for the received data.
• RXD: An input signal which receives the data.
Receive control –
This block controls the receiving data.
• RXRDY: An input signal indicates that it is ready to receive the data.
• RXC: An active-low output signal which controls the data transmission rate of received
data.
• SYNDET/BD: An input or output terminal. External synchronous mode-input terminal and
asynchronous mode-output terminal.

Interfacing 8251 with 8085


Now let us see how 8251 can be interfaced with 8085. In the diagram, we can see that eight data
lines D7-0 are connected to the data bus of the microprocessor. And also, the RD and WR of the
8251 are also connected with the RD and RD of 8051. The 8251 is getting the clock from the CLK
OUT pin of 8085. And the RESET is also connected to the RESET-OUT pin of the microprocessor.

The C/𝐷̅ pin is used to select either control register or data register. This pin is connected to the
A0 pin of 8085. The ̅𝐶𝑆
̅̅̅ pin of 8251 is attached to the output of an address decoder circuit. The
address decoder uses A7 to A1 lines of the microprocessor. In this diagram the ̅̅̅̅
𝐶𝑆 will be enabled
when A7 and A4 is at logic 1, and all other lines are at logic 0.
From the following table, we can see how to read or write data word, read the status word and
write control word.

You might also like