lOMoARcPSD|52618558

EE230 Analog LAB Experiment 6

Analog Circuits Laboratory (Indian Institute of Technology Bombay)

Scan to open on Studocu

Studocu is not sponsored or endorsed by any college or university

Downloaded by D ([email protected])
 lOMoARcPSD|52618558

EE 230 – Analog Lab - 2021-22/I (Autumn)

Experiment 6: Opamp Amplifiers
(Ver 3, Sep3,2021)

Part A – LM 741 Operational Amplifier

Fig.1 Pinout diagram of the LM 741 Opamp

Pin out of the LM 741 general purpose opamp is shown in Fig.1. All the experiments in this handout
will performed using LM741.
Basic parameters (nominal values) of the LM741 Opamp:

DC Open-loop gain : 2x105 V/V Open-loop cut-off frequency : 5 Hz

Open-loop input resistance: 2 MΩ Open-loop Output resistance : 75 Ω
Slew rate : 0.5 V/μs CMRR (= Ad/Acm) : 90 dB

In this experiment we shall study the major single-opamp amplifier configurations, viz. inverting
amplifier, non-inverting amplifier and the difference amplifier. We shall use LM 741 general purpose
opamp for these amplifier configurations and their applications.

Part B - Inverting Amplifier

2.1 Inverting Amplifier Configuration
The inverting amplifier configuration is possibly the simplest amplifier configuration and is used in a
number of applications. We shall study a few examples to bring out its uniqueness.

2.2 Inverting Amplifier (as a Voltage Amplifier)

Circuit Values: +Vcc = +12 V, - Vcc = -12 V; R1 = 10 kΩ, RF = 100 kΩ

Fig.2 Inverting amplifier

Page 1 of 5

Downloaded by D ([email protected])
 lOMoARcPSD|52618558

Questions:
i) What are the unique features of the inverting amplifier as a voltage amplifier (other than the phase
inversion between input and output signals)?
ii) What are the limitations of the inverting amplifier configuration when used as a voltage amplifier?
iii) For what type of applications are the inverting amplifier configuration well suited? Justify your
answer.

2.3 A Special Inverting Amplifier (with Higher Input Resistance and Voltage Gain)
Circuit diagram of a special type of inverting amplifier is shown in Fig.3. The voltage gain
�㕉Āþý −�㕅2 �㕅4 �㕅4
expression is given by:
�㕉�㕖ÿ
= (1 + + )
�㕅1 �㕅2 �㕅3
(Ref: Sedra & Smith: Microelectronic Circuits, Chap 2, page 70).

Circuit values: +Vcc = +12 V, - Vcc = -12 V; R1 = R2 = R4 =1 MΩ, R3 = 120 kΩ

Fig.3 A special type of inverting amplifier

Questions:
i) What are the advantages of the above amplifier circuit (name two major advantages) over the
standard inverting amplifier?

2.4 The Weighted Summer

Another useful application of the inverting amplifier configuration is the weighted summer, shown in
�㕅�㔹 �㕅�㔹 �㕅�㔹
Fig. 4. The weighted summer output can be written as: �㕉�㕜þý = 2 ( �㕉 + �㕉 + �㕉 ) .
�㕅1 1 �㕅2 2 �㕅3 3
Circuit values: +Vcc = +12 V, - Vcc = -12 V; R1 = R2 = 6.8 kΩ, RF = (6.8 kΩ+ 6.8 kΩ)

(Expt circuit used only V1 and V2, where V1 = a unipolar sinewave (Max 5 V and Min 0 V); V2 = -2.5 V dc)

Fig.4 The weighted-summer circuit

Page 2 of 5

Downloaded by D ([email protected])
 lOMoARcPSD|52618558

The weighted summer is very useful in combining different signals, say for example to add dc offset to
a signal. Resistors R1, R2 and R3 can be chosen as required. For a given V1, V2 or V3, their individual
weightages can be increased by decreasing the corresponding resistor values.

Part C – Non-inverting Amplifier

3.1 Non-inverting Voltage Amplifier
Circuit diagram of the non-inverting voltage amplifier is given in Fig. 5. This circuit is the most
preferred one and commonly used in voltage amplifier circuits.

Circuit Values: +Vcc = +12 V, - Vcc = -12 V; R1 = 10 kΩ, RF = 100 kΩ

Fig.5 The non-inverting voltage amplifier

This circuit is quite different from the inverting amplifier. For the same values of R1 and RF, the
magnitude of the voltage gain is marginally higher compared to the inverting amplifier.

Questions:
i) What are the unique features of the non-inverting amplifier (other than input and output waveforms
having the same phase)?
ii) For what application is the non-inverting amplifier configuration best suited? Justify your answer.
iii) What are the limitations of the non-inverting amplifier configuration?

Part D – Difference Amplifier

4.1 Difference Amplifier

The third major single opamp amplifier configuration is the difference amplifier. In order for the circuit
to work as a difference amplifier with a differential gain, Ad = R4/R3, the following condition has to be
satisfied: (R4/R3) = (R2/R1).

Fig. 6 Single-opamp difference amplifier

Page 3 of 5

Downloaded by D ([email protected])
 lOMoARcPSD|52618558

4.1.1 Measurement of Common-mode Gain Acm

A very important parameter of the difference amplifier is its common-mode gain, Acm.

Circuit values: +Vcc = +12 V, -Vcc = -12 V; R1 = R3 = 10 kΩ, R4 = 100 kΩ, R2 = (68 kΩ + 50 kΩ pot).

Fig.7 Setup for measuring Acm of the difference amplifier

Measurement of Acm:
Acm being a very small quantity, special care must be exercised to measure it. Connect VA and VB inputs
to a mid-frequency sinusoidal signal with the largest possible amplitude, for example 10 sin ωt V (f =
1 kHz). Assuming (R4/R3) = (R2/R1), Vout should have been ideally zero (i.e. Acm = 0). However, due to
non-zero Acm, Vout will be very small, but not zero. Adjust R2 (the 50 kΩ pot) till Vout reaches the lowest
possible value. At this point, measure Vout and calculate: Acm = Vout/Vin.

Questions:
i) What are the unique features of the difference amplifier which are useful in field applications?
ii) What are the limitations of the single-opamp difference amplifier? Name two such limitations.

4.2.1 Application 1 – I-V Characteristics of a Zener Diode

We shall use the difference amplifier circuit for a very useful application, viz. to measure the i-v
characteristics of Zener and other types of diodes.

Circuit values: +Vcc = +12 V, -Vcc = -12 V; R1 = R2 = R3 = R4 = 10 kΩ, R = 1 kΩ.

Zener diodes: 3.6 V and 5.6 V

Fig. 8 Setup for measuring the i-v characteristic of the Zener diode

Page 4 of 5

Downloaded by D ([email protected])
 lOMoARcPSD|52618558

With the circuit values as given above, the difference amplifier output Vout = (VA – VB) = ID.R. Since
R = 1 kΩ, the magnitude of Vout (in volts) will be the same as ID (in mA). We shall use the DSO in the
XY mode with the Zener diode voltage VD connected as X and Vout (=ID) connected as Y.

4.2.2 Application 2 – I-V Characteristics of Silicon and Ge Diodes

Replace the Zener diode in Fig.8 with silicon (IN4007 and IN914) and Ge diodes so as to obtain their i-
v characteristics.

4.2.3 Application 3 – I-V Characteristics of LEDs (Red, Yellow, Green, and Blue)
Replace the Zener diode in Fig.8 with different LEDs and obtain their i-v characteristics.

Questions:
i) Explain why a triangular (ramp) signal is used in the diode circuit. What would happen, if instead of
the triangular signal a sinusoidal waveform or a square waveform (with the same peak amplitude) is
used?
ii) Why is the frequency of the triangular wave kept between 100 Hz to 1 kHz? What would happen if
the frequency is made 10 kHz or 20 kHz?
iii) Why are the cut-in voltages of the LEDs very different from that of a Si/Ge diodes, and also
different for each different LED?

Lab Report
1. For Experiment 6, please limit your Lab report to just 4 pages – one page for the inverting
amplifier, one page for the non-inverting amplifier and two pages for the difference amplifier
and its applications. No NGSPICE simulations required.
2. In each page, please include the amplifier circuit diagram and answers to the questions. Please
also add one line of what you learned.
3. Deadline for Lab Report 6: Sep 5, 2021 (Sunday), 11pm.
4. Please do not email the Lab instructor with late submission requests of Lab Reports. Instead,
you may write to your Tutor, who would assess your request, and might allow late submission
(by say a maximum of 12 hours) as a one-time concession.

Note: Request all students to refrain from any unfair means, such as copying Lab Reports of
others, in part or in full. Defaulters (both parties) will attract very severe punishment –
including negative marks (i.e. -5 marks, instead of 0 marks for non-submission), and grade
penalty. Your names will also be reported to your Faculty Advisor and to Head, EE dept for
further action against you.

Page 5 of 5

Downloaded by D ([email protected])