Digital Electronics-1
Digital Electronics-1
‡mwg÷vit 3q
‡UK‡bvjwRt Kw¤úDUvi mvBÝ, B‡jKUªwb· (cÖweavbt 22)
*** 1| Digital Signal Gi ˆewk󨸇jv D‡jøL Ki| DIP-2012, evKvwk‡ev- 2018, 19Õcwi
*** 2| Digital Signal Gi myweav¸‡jv Av‡jvPbv Ki| evKvwk‡ev- 2018Õcwi
*** 3| Analog I Digital Signal Gi gv‡S cv_©K¨ ‡jL|
*** 1| Digital Pulse Waveform Gi Parameter ¸‡jv wPÎmn eY©bv Ki| evKvwk‡ev- 2018
1|Page
*** 8| msL¨v¸‡jv‡K evBbvix msL¨vq iƒcvšÍi Ki| evKvwk‡ev-2009Õcwi,15Õcwi,18Õcwi,15Õcwi,20
a) (62)10 b) (42)10 c) (CD.43)16 d) (47.85)10
** 9| ‡Wwm‡gj msL¨vq cwieZ©b Ki| evKvwk‡ev- 2012, 13, ag© gš¿Yvjq, cvm‡cvU© Awa`ßi - 2016
a) (5BA.4C)16 𝒃) (𝟐𝐀𝟓. 𝟕𝟓)𝟏𝟔 c) (𝟓𝐃)𝟏𝟔
* 10| evBbvwi msL¨v (110100101)2 ‡K †Wwm‡gj I †n·v‡Wwm‡gj msL¨vq iƒcvšÍi Ki evKvwk‡ev- 2009Õcwi
** 11| A±v‡j iƒcvšÍi Ki| evKvwk‡ev- 2011Õcwi,13Õcwi, 14Õcwi
a) (101.010)2 b) (11101.01100)2 c) (9A7.FC)16 d) (ABCD)16
** 12| 1’s Complement I 2’s Complement ej‡Z Kx eyS? evKvwk‡ev-2020
*** 13| 1’s Complement Ki| evKvwk‡ev- 2015, 19Õcwi
a) (10001110)2 b) (1001011)2
*** 14| 2’s Complement ‡jL| evKvwk‡ev-10Õcwi,12Õcwi,13Õcwi,15Õcwi,18, 18Õcwi
a) (1010111)2 b) (1010110)2 c) (110111)2 d) (10110)2
** 15| weU I †Kv‡Wi g‡a¨ g~j cv_©K¨ Kx? evKvwk‡ev- 2009, 15Õcwi
*** 16| Gray code ej‡Z Kx eyS? GwU ‡Kb e¨envi Kiv nq? evKvwk‡ev-2008,09,10,10Õcwi,12,16
** 17| Gray Code G iƒcvšÍi Ki| evKvwk‡ev-2012,12Õcwi,13,15cwi, 16
a) (59)10 b) (123)10 c) (110001)2 d) (1110011)2
** 18| Excess-3 Code G iƒcvšÍi Ki| evKvwk‡ev- 2012Õcwi,13Õcwi,15,15Õcwi
a) (54)10 b) (27)10 c) (0111)2
*** 19| Hamming Code I BCD Code Kv‡K e‡j? evKvwk‡ev- 2003, 06, 13Õcwi 15, 18, 18Õcwi
*** 20| ASCII Code I Unicode Kx? evKvwk‡ev- 2012, 13, 14Õcwi,16
*** 1| wewfbœ cÖKvi msL¨v c×wZi cÖKvi‡f` eY©bv Ki| ICT Min- 11, 17, evKvwk‡ev- 2009
** 2| evBbvwi‡K Gray Code G A_ev Gray Code ‡K evBbvwi‡Z iƒcvšÍ‡ii c×wZ eY©bv Ki|
evKvwk‡ev- 2003,09,12
*** 3| Hamming Code Gi mvnv‡h¨ Error Correction I Detection wbY©q c×wZ D`vniYmn eY©bv Ki|
2|Page
Aa¨vq-3 jwRK †MUmg~n
***1| jwRK †MU ej‡Z Kx eySvq? Bnv KqwU I Kx Kx ICT Ministry- 2020, evKvwk‡ev-2003, 04, 06, 09, 13, 15Õcwi, 18, 19
*** 2| wewfbœ cÖKvi jwRK †MB‡Ui cÖZxK AuvK| ICT Ministry 2020, Uttara bank- 2020, BPSC- 2009, BD-NPS- 2014,
evKvwk‡ev- 2012
*** 3| Uªy_ †Uwej ej‡Z Kx eySvq? evKvwk‡ev-2009, 10, 13Õcwi, 14Õcwi
*** 4| AND I OR Operation Kv‡K e‡j? evKvwk‡ev-2013, 13Õcvwi, 14Õcwi, 22
** 5| 𝐀𝐁 + 𝐂 mgxKi‡Yi jwRK mvwK©U A¼b Ki| evKvwk‡ev- 2014Õcvwi, 15Õcwi
*** 6| AND I OR Gate Gi Equivalent Circuit A¼b Ki evKvwk‡ev- 2019
*** 7| wZb BbcyU wewkó AND Gate Gi B‡jKwUªK¨vj mgZzj¨ eZ©bx A¼b Ki| evKvwk‡ev- 2012, 13, 15Õcwi, 18
* 8| NAND I NOR Gi Electrical circuit A¼b Ki| evKvwk‡ev- 2011Õcwi
*** 9| 3-Input X-OR Gate A¼b K‡i, Uªy_ †Uwej †`LvI| BTEB- 05, evKvwk‡ev- 2012, 13, 16Õcwi, 20Õcwi
*** 10| Universal Gate ev mve©Rbxb †MU Kv‡K e‡j? ICT Ministry- 21, WZPDCL- 19, NTRCA- 19
*** 1| †gŠwjK jwRK †MBU ¸wji cÖZxK, Uªy_ †Uwej I eywjqvb mgxKiY †`LvI|
evKvwk‡ev- 2011, 11Õcwi, 12, 13, 14Õcwi, 16,19Õcwi, 22
*** 2| AND, OR, X-OR I NOR Gate Gi cÖZxK I Uªy_ †Uwej A¼b Ki| evKvwk‡ev- 2010, 10Õcwi, 15Õcwi,20
** 3| jwRK mgxKiY I Uªy_ †Uwej mn X-OR Gate Gi eZ©bx A¼b Ki| evKvwk‡ev- 2009, 13Õcwi
*** 4| `yB A_ev wZb BbcyU wewkó X-OR I NOR Gate A¼b Ki Ges Uªy_ †Uwej †`LvI|
BCPCL- 19,BTEB- 05, evKvwk‡ev- 2009,10,12,12Õcwi,13Õcwi,15Õcwi,16
** 5| NOT Gate I NAND Gate Gi B‡jKwUªK¨vj mgZzj¨ mvwK©U A¼b Ki| DUET: 11-12, evKvwk‡ev- 2016Õcwi
*** 6| NAND Gate Gi Uªy_ †Uwej I Electronics Equivalent mvwK©U Acv‡ikb eY©bv Ki|
evKvwk‡ev- 2011Õcwi, 12, 16
** 7| †`LvI †h, Bbfv‡U©W 2-BbcyU AND †MB‡Ui mgZzj¨ mvwK©U GKwU NOR †MU| evKvwk‡ev- 2013, 13Õcwi
*** 8| AND, OR Ges NOT Gate Gi IC Number Ges Pin diagram AsKb Ki| evKvwk‡ev- 2010
*** 9| 7400 IC Gi Pin diagram A¼b Ki| evKvwk‡ev- 2015Õcwi, 16Õcwi, 18
***1| B‡jKUªwb· eZ©bxi mvnv‡h¨ AND Ges OR operation eY©bv Ki| evKvwk‡ev- 2012, 15Õcwi
*** 2| cÖgvY Ki †h, NAND I NOR mve©Rbxb †MU (Universal Gate).
WZPDCL-19, NTRCA-19, BPSC- 21, BD-NPS- 14
** 3| jwRK ‡MB‡Ui cÖZxK Ges cÖ‡qvM‡ÿθ‡jv †jL| evKvwk‡ev- 2020
3|Page
Aa¨vq-4 jwRK dvskbmg~‡ni mijxKiY
*** 1| eywjqvb mgxKiY¸‡jv mijxKiY Ki Ges mij Logic Circuit A¼b Ki|
a) 𝐘 = 𝐀𝐁𝐂̅̅̅̅̅̅ + 𝐀̅ 𝐁𝐂 + 𝐀𝐁𝐂 ̅̅̅̅ + 𝐀𝐁̅ 𝐂 + 𝐀𝐀̅ evKvwk‡ev- 2009, 12, 13
b) 𝐗 = 𝐀𝐁𝐂 + 𝐀𝐁 ̅ 𝐂 + 𝐀𝐁 ̅ evKvwk‡ev- 2013Õcwi, 15Õcwi
*** 2| mgxKiY mijxKiY Ki|
a) (𝐀 ̅ + 𝐁)(𝐀 + 𝐁 + 𝐃)𝐃 ̅ DUET: 06-07, evKvwk‡ev- 2013Õcwi, 15Õcwi
̅ ̅ ̅ ̅ ̅
b) 𝐘 = 𝐀𝐁𝐂 + 𝐀𝐁𝐂 + 𝐀𝐁𝐂 + 𝐀𝐁𝐂 + 𝐀𝐁𝐂̅ ̅ evKvwk‡ev- 2019
*** 3| mijxKiY K‡i Logic Circuit ‰Zwi Ki|
a) 𝐘 = ̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅̅
𝐀+𝐁 ̅ (𝐂 + 𝐀 ̅) evKvwk‡ev- 2011Õcwi
̅ ̅
b) 𝐙 = 𝐁𝐂 + 𝐁𝐂 + 𝐁𝐂 ̅ evKvwk‡ev- 2022
*** 4| wW giMv‡bi m~Î `ywU cÖgvY Ki| evKvwk‡ev- 2011, 12, 13, 14Õcwi, 16, 19
*** 5| K-map Gi mvnv‡h¨ Simplify K‡i Logic Diagram AvuK|
a) 𝐘 = 𝐀𝐁𝐂 + 𝐀𝐁𝐂̅ + 𝐀𝐁 ̅ 𝐂̅ + 𝐀 ̅ 𝐂̅
̅𝐁 evKvwk‡ev- 2009, 12, 13Õcwi, 16,18Õcwi, 20
b) 𝐘 = 𝐀𝐁𝐂𝐃 ̅
̅ + 𝑨𝑩𝐂𝐃 + 𝐀 ̅𝐁 ̅
̅ 𝐂𝑫 + 𝐀𝐁 ̅
̅ 𝐂𝐃 + 𝐀𝐁𝐂𝐃
̅ evKvwk‡ev- 2012
̅𝐁
*** 1| 𝐘 = 𝐀 ̅ 𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀
̅ 𝐂𝐃
̅ +𝐀
̅ 𝐂𝐃 + 𝐀𝐁𝐂 †K K-map Gi mvnv‡h¨ mijxKiY K‡i jwRK mvwK©U
‰Zwi Ki| evKvwk‡ev- 2012Õcwi
̅ ̅ ̅ ̅ ̅ ̅
*** 2| 𝐘 = 𝐀𝐁𝐂 + 𝐀𝐁𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 + 𝐀𝐁𝐂𝐃 mgxKiY‡K K-map Gi gva¨‡g mij K‡i Logic
Circuit A¼b Ki| evKvwk‡ev- 2015Õcwi, 18Õcwi
4|Page
* 2| jwRK †j‡fj ej‡Z Kx eySvq? evKvwk‡ev- 2016Õcwi, 19
*** 3| c~Y©bvg ‡jL t ALU, DCTL, BCD,TTL, IIL, VLSI, CMOS, DTL, ASCII,SSOP,PLCC
evKvwk‡ev- 2009,10,10Õcwi,12,13,15Õcwi,16cwi,18cwi,19,19Õcwi,22
*** 4| Fan In I Fan Out ej‡Z Kx eySvq? evKvwk‡ev- 2002,09Õcwi, 10, 10Õcwi, 18Õcwi
*** 5| Propagation Delay ej‡Z Kx eySvq? evKvwk‡ev- 2011, 11Õcwi, 12, 12Õcwi
*** 6| Noise Immunity Kv‡K e‡j? evKvwk‡ev- 2011Õcwi, 13Õcwi, 2015, 15Õcwi, 16Õcwi
** 7| SSI I VLSI ej‡Z Kx eySvq? evKvwk‡ev- 2018
* 8| wZbwU MOS IC Gi bvg ‡jL| evKvwk‡ev- 2013Õcwi
*** 9| Totempole ej‡Z Kx eySvq? evKvwk‡ev- 2009, 10, 10Õcwi, 11, 12Õcwi, 12, 12Õcwi, 13, 13Õcwi, 15Õcwi, 16, 16Õcwi
** 10| evdvi †iwR÷v‡ii KvR Kx? evKvwk‡ev- 2010Õcwi, 2019
** 1| jwRK d¨vwgwj ev cwiev‡ii †kÖwYwefvM ‡jL| evKvwk‡ev- 2009, 09Õcwi, 10, 10Õcwi, 11Õcwi, 12, 16, 16Õcwi, 14Õcwi, 19, 19Õcwi
*** 2| TTL I DTL jwRK d¨vwgwji ˆewkó¨ Kx Kx? evKvwk‡ev- 2009, 13, 13Õcwi, 14Õcwi
* 3| MOS I CMOS Gi ˆewk󨸇jv ‡jL|
*** 4| Digital IC Gi ˆewk󨸇jv ‡jL| evKvwk‡ev- 2012, 13, 13Õcwi, 14, 15Õcwi, 15, 16Õcwi, 18, 18Õcwi, 20
* 5| ‡¯‹j Ae Bw›U‡MÖk‡bi Dci wfwË K‡i Logic Family KZ cÖKvi I Kx Kx?
** 6| jwRK d¨vwgwji cÖ‡qvM‡ÿÎ D‡jøL Ki| evKvwk‡ev- 2020
** 7| wWwRUvj IC e¨env‡ii myweav I Amyweav mg~n ‡jL|
*** 1| wWwRUvj IC jwRK †Mvôxi ˆewk󨸇jv eY©bv Ki| evKvwk‡ev- 2004, 14, 14Õcwi, 15Õcwi, 19Õcwi, 22
*** 2| Standard Totempole Output NAND Gate Circuit A¼b K‡i Operation eY©bv Ki|
evKvwk‡ev- 2010, 13, 13Õcwi, 15Õcwi, 16, 19Õcwi
*** 3| CMOS NOT, NAND I NOR Gate Gi eZ©bx A¼bc~e©K Kvh©cÖbvjx eY©bv Ki|
evKvwk‡ev- 2012, 12Õcwi, 13, 13Õcwi, 15, 15Õcwi, 16Õcwi, 18
5|Page