ICs Evolution CCET ECE
ICs Evolution CCET ECE
1
Agenda India’s Contribution (few…)
2
First Monolithic IC (1959) Agenda
3
Real Transistor???? Transistors Realized on Silicon
Agenda VLSI
Digital logic is implemented using transistors in integrated circuits Also known as IC, microcircuit,
containing many gates. microchip, silicon chip, or chip
– small-scale integrated circuits (SSI) contain 10 gates or less A miniaturized electronic circuit that has
– medium-scale integrated circuits (MSI) contain 10-100 gates been manufactured in the surface of a
– large-scale integrated circuits (LSI) contain up to 104 gates thin substrate of semiconductor material
– very large-scale integrated circuits (VLSI) contain >104 gates
like Silicon (si).
Improvements in manufacturing lead to ever smaller transistors
allowing more per chip.
– >107 gates/chip now possible; doubles every 18 months or so
(MOORE’s LAW)
Variety of logic families
– TTL - transistor-transistor logic
– CMOS - complementary metal-oxide semiconductor
– ECL - emitter-coupled logic
From Howe, Sodini: Microelectronics:An
– GaAs - gallium arsenide
23 September 18, 2009 24 Integrated Approach, Prentice Hall
September 18, 2009
4
VLSI & IC Design Flow VLSI & IC Design Flow (contd.)
5
VLSI & IC Design Flow (contd.) Agenda
First Clip
Narrates the IC Fabrication
Second Clip
Microprocessor Design & Development
6
One More !!!!! Agenda
PLB to SMB
MIF (533MHz)
Msg
Unit
Shell
10/100/1000 to
(125MHz) ESF ESF DMA SPMON ESF DMA
Ethernet x2 SMB
Context PDMA
RAM
PDMA
AHB
Master/Slave
ANY Q’s
Config Regs
Root
Port Bridge
Bridge
Bridge
Bridge
Blade
DMA/XOR Bridge
Shell
Bridge ATOM
SAS Router to
SMB Bridge
Config Config
Regs Regs
7
Careers in VLSI Domain for Careers in VLSI Domain for
Freshers! Freshers!
Position: Position:
– Front End/RTL Design Engineer – Functional/RTL Verification Engineer
Requirements: Requirements:
– Strong knowledge in Digital & Electronics (CMOS) basics
– Strong knowledge in Digital & Electronics (CMOS) basics
– Programming skills using VHDL/Verilog, System Verilog,
– Programming skills using VHDL/Verilog SVA, System C, Vera, e-Specman
– Practical knowledge on EDA Tools for ASIC/FPGA – Practical knowledge on EDA Tools for ASIC/FPGA
development (like NCSim-Cadence, VCS, Design Compiler- development (like NCSim-Cadence, VCS, Design Compiler-
Synopsys, ModelSim-Mentor Graphics & Magma)
Synopsys, ModelSim-Mentor Graphics & Magma)
– Basic knowledge on VLSI design/circuits (additional)
– Basic knowledge on VLSI design/circuits (additional) – Scripting using TCL/Tk, PERL, SHELL
Position: Position:
– Synthesis/Static Timing Analysis (STA) Engineer (only for – Back End/Physical Design Engineer (only for ASIC/SOC)
ASIC/SOC) Requirements:
Requirements: – Strong knowledge in Digital & Electronics (CMOS) basics
– Strong knowledge in Digital & Electronics (CMOS) basics – Strong knowledge on VLSI Design & IC Libraries
– Strong Knowledge on VLSI Design & IC Libraries – Practical knowledge on EDA Tools for ASIC
– Practical knowledge on EDA Tools for ASIC synthesis & synthesis/layout/parasitic extraction/analog modeling
timing analysis – Scripting using TCL/Tk, PERL, SHELL
– Scripting using TCL/Tk, PERL, SHELL
Position: Position:
– Circuit Design Engineer (only for ASIC/SOC) – IC Fabrication Engineer (only for ASIC/SOC)
Requirements: Requirements:
– Strong knowledge in Digital & Electronics (CMOS) – Strong knowledge in Digital & Electronics (CMOS)
basics basics
– Strong knowledge on VLSI Design & IC Libraries – Strong knowledge on VLSI Design & IC Libraries
– Practical knowledge on EDA Tools for ASIC – Strong knowledge on IC Fabrication Technologies
analog modeling & simulation – Practical knowledge on IC Fabrication Tools
– Scripting using TCL/Tk, PERL, SHELL
47 September 18, 2009 48 September 18, 2009
8
E-Mail ID:
[email protected]
[email protected]