Scribd
Upload
7 views30 pages

Ddfpga-Unit-2 5325

The document discusses behavioral modeling in Verilog, focusing on the use of blocking and non-blocking assignments, as well as timing control through delays. It outlines various conditional statements, including if-else and case statements, which facilitate decision-making in digital design. Additionally, it covers looping constructs such as for, while, repeat, and forever loops, highlighting their key differences.

Uploaded by

mmmsmaheshwaran
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
7 views30 pages

Ddfpga-Unit-2 5325

The document discusses behavioral modeling in Verilog, focusing on the use of blocking and non-blocking assignments, as well as timing control through delays. It outlines various conditional statements, including if-else and case statements, which facilitate decision-making in digital design. Additionally, it covers looping constructs such as for, while, repeat, and forever loops, highlighting their key differences.

Uploaded by

mmmsmaheshwaran
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 30

GOVERNMENT COLLEGE OF ENGINEERING

(AUTONOMOUS)
BARGUR - 635104

22LPEV101 – DIGITAL DESIGN WITH FPGA

UNIT – 2 : BEHAVIORAL MODELING


When to use
Blocking assignment (= ) and NonBlocking Assignment(<= )
VERILOG CODE FOR HALF ADDER USES
BOTH
BLOCKING ,NONBLOCKING ASSIGNMENT
DELAY IN PROCEDURAL ASSIGNMENTS
• In Verilog, regular delay and intra-assignment delay are two ways to
introduce timing control in behavioral modeling.
Conditional Statements in Verilog- Decision Making

• If
• If-else
• If - else if- else
• case
If-Elseif example
if - Inside an always Block (Combinational Logic)
if -with Procedural Assignment (<=) in Sequential Logic
CASE

The case statement in Verilog is used for multi-way branching,


similar to the switch statement in C.

It simplifies decision-making and is useful in designing


multiplexers, state machines, decoders, and control logic.

Syntax:
MCQS FROM BEHAVIORAL MODELING IN VERILOG
LOOPING CONSTRUCTS

• for loop
• While loop
• Repeat loop
• Forever loop
KEY DIFFERENCES BETWEEN LOOPS

You might also like