Be Computer-Engineering Semester-4 2023 November Microprocessor-Pattern-2019
Be Computer-Engineering Semester-4 2023 November Microprocessor-Pattern-2019
8
23
P9113 [Total No. of Pages : 2
ic-
[6179]-238
tat
S.E. (Computer)
3s
MICROPROCESSOR
9:2
02 91
(2019 Pattern) (Semester - IV) (210254)
9:3
0
Time : 2½ Hours] [Max. Marks : 70
30
3/1 13
Instructions to the candidates:
0
1) Answer Q1 or Q2, Q3 or Q4, Q5 or Q6, Q7 or Q8.
2/2
.23 GP
8
C
23
ic-
Q1) a) With the help of necessary diagram, explain the complete address
16
tat
translation process in 80386. [6]
8.2
3s
b) Enlist various types of system and non system descriptors in the 80386.
.24
9:2
91
Explain their use in brief. [6]
49
9:3
30
OR
2/2
GP
8
23
i) LGDT
.23
ic-
16
ii) LIDT
tat
8.2
3s
iii) SIDT
.24
9:2
91
9:3
c) With the help of neat diagram explain various levels of protection and
.23
OR
8.2
.24
P.T.O.
49
Q4) a) Explain how control transfer instructions are executed using the call gate
8
in the system? [6]
23
ic-
b) Elaborate on the concept of combining segment protection and page
tat
level protection in 80386. [6]
3s
c) List and explain various privilege instructions. [5]
9:2
02 91
9:3
0
30
Q5) a) Explain the TSS descriptor and its role in multitasking.
3/1 13 [6]
b) Explain the structure of V86 task in detail. How is protection provided
0
2/2
.23 GP
8
C
23
OR
ic-
Q6) a) Define task switching and explain the steps involved in task switching
16
tat
8.2
operation. [6]
3s
.24
9:2
b) List and explain various features of virtual 8086 mode. [6]
91
49
9:3
c) Draw and explain task state segment of 80386. [6]
30
30
01
02
Q7) a) With the help of neat diagram explain the process of handling interrupts
2/2
GP
8
23
.23
tat
8.2
3s
OR
.24
9:2
9:3
i) Divide error
01
02
2/2
iii) Overflow
CE
82
.24
[6179]-238 2
49