Listing sequential cells with constraint issues
Listing sequential cells with constraint issues
Title
Listing sequential cells with constraint issues
Description
Listing sequential cells with constraint issues
Question:
I would like to get a report on the sequential cells in the design that are
unconstrained (no clock), unloaded, and/or have inputs tied to constants. How
can I get this information?
Answer:
There are multiple ways to identify these cases. This article shows some simple
methods and commands to get the information you want.
Starting with PrimeTime release U-2003.03, you can use the following command:
This command generates a list of clock sink pins that do not have defined
clocks.
This command generates a list of cells that have no setup timing arcs. It also
gives the reason that the timing arc is not tested.
The following Tcl script lists all sequential cells that have no loads.
3) Sequential cells with inputs tied to constants You can use either of the following commands: a) report_disable_timing b)
report_analysis_coverage -status untested The report_disable_timing command does not need any user timing constraints and also its
report is more comprehensive, as shown in the following example: *************************************** Report : disable_timing Design :
beetle_test Version: U-2003.03 Date : Sun Jul 6 17:47:08 2003 **************************************** Flags : c case-analysis C Conditional
arc d default conditional arc f false net-arc l loop breaking p propagated constant u user-defined Cell or Port From To Sense Flag Reason -
------------------------------------------------------------------------------- current_reg[0] CP D setup_clk_rise p CR = 1, D = 0 current_reg[0] CP D hold_clk_rise p CR
= 1, D = 0 Please refer to man pages for detailed usage of these commands.
Workaround
Product L1
PrimeTime (/s/detail/01t1U000003IY0JQAW)
Additional Product(s)
Article Number
000007353
URL Name
Listing-sequential-cells-with-constraint-issues-1576070019197
Recommended Articles
Effect of the enable_recovery_removal_arcs Variable on Timing Paths to Asynchronous Pins in Sequential Cells
unloaded_pin.tcl
Last Modified: Dec 11, 2019
Size 249 Bytes