Scribd
Upload
6 views10 pages

Optimizing RISC Architecture and Image Processing With Vedic Maths and FPGAs

This project focuses on enhancing computational efficiency in RISC architecture using Vedic mathematics and implementing real-time text identification through FPGAs for image processing. The objectives include improving arithmetic performance, developing FPGA systems for text identification, and integrating RISC with FPGA capabilities. Expected outcomes are faster arithmetic operations, reduced power consumption, and high-speed text identification for real-time processing.

Uploaded by

divyanshsingh09140
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
6 views10 pages

Optimizing RISC Architecture and Image Processing With Vedic Maths and FPGAs

This project focuses on enhancing computational efficiency in RISC architecture using Vedic mathematics and implementing real-time text identification through FPGAs for image processing. The objectives include improving arithmetic performance, developing FPGA systems for text identification, and integrating RISC with FPGA capabilities. Expected outcomes are faster arithmetic operations, reduced power consumption, and high-speed text identification for real-time processing.

Uploaded by

divyanshsingh09140
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 10

Optimizing RISC

Architecture and
Image Processing
with Vedic Maths
and FPGAs
This project aims to enhance computational efficiency in RISC
architecture using Vedic mathematics and implement real-time text
identification using FPGAs for image processing.

Mentor: Dr. Manoj Sharma


Team Members:
Ashwin Kumar Singh (20811502822) Chirag Gupta (20511502822)
preencoded.png

Divyansh Singh (21211502822) Nitish Abrol (20111502822)


Introduction
1 RISC Optimization 2 FPGA-based Image
Processing
Vedic mathematics offers
alternative algorithms for FPGAs provide parallel
faster arithmetic operations processing capabilities for
in RISC processors. real-time text identification
in images.

3 Importance
This project aims to improve efficiency and speed for applications
requiring high-speed, low-power computing.

preencoded.png
Problem Statement
RISC Architecture Image Processing Ultimate Goal

Traditional arithmetic operations like Real-time text extraction from images Integrate optimized RISC architecture
multiplication and division can requires high accuracy and speed, with image processing capabilities to
introduce computational delays in demanding efficient processing achieve real-time performance.
RISC processors. methods.

preencoded.png
Objectives
Objective 1
Enhance arithmetic performance in RISC processors
through the application of Vedic maths.

Objective 2
Develop FPGA-based systems capable of real-time text
identification in images.

Objective 3
Investigate the feasibility of combining RISC architecture
with FPGA-based image processing for enhanced
performance.

preencoded.png
Literature Review
Reference Title Year

Patterson & RISC Architecture 2017


Hennessy

Tirthaji Maharaja Vedic Maths 1965

Gonzalez & Woods Image Processing 2018

Wolf & Tyagi FPGA Applications 2014

preencoded.png
Methodology
Team A (Image Team B (RISC
Processing) Optimization)
Study FPGA architecture and Analyze and enhance RISC
develop and optimize OCR architecture using Vedic maths
algorithms for real-time text techniques, benchmarking
identification. performance improvements.

preencoded.png
Implementation Steps
1 Step 1
Analyze the baseline performance of RISC and FPGA systems to
establish a reference point.

2 Step 2
Implement Vedic maths techniques into RISC arithmetic operations to
enhance computational efficiency.

3 Step 3
Develop and test OCR algorithms on the FPGA platform for real-time text
identification.

4 Step 4
Benchmark the optimized RISC and FPGA systems, comparing
performance improvements and analyzing results.
preencoded.png
Results (Expected)
RISC Architecture Image Processing

Faster arithmetic operations, reduced power consumption, High-speed and accurate text identification, enabling real-
and decreased computational delay. time processing of complex image data.

preencoded.png
Challenges

Integration
Integrating Vedic maths techniques into existing RISC instruction sets poses a significant
challenge.

Resources
Limited FPGA hardware resources may affect the feasibility of real-time testing and
performance optimization.

Balance
Finding a balance between performance enhancements and cost-effectiveness in the
implementation is crucial.
preencoded.png
Future Scope
1 Extended Vedic 2 RISC-based
Maths Platforms
Extend Vedic maths Develop RISC-based
techniques to other platforms specifically
operations within RISC designed for image
architecture to achieve processing, leveraging the
further performance gains. optimized architecture.

3 Hybrid Systems
Explore the potential of hybrid systems combining RISC and FPGA
technologies for advanced real-time applications.

preencoded.png

You might also like