0% found this document useful (0 votes)
32 views4 pages

16EC14

This document outlines the examination structure for the I Semester B.E. Fast Track Examinations in Basics of Electronics Engineering at RV College of Engineering. It includes instructions for candidates, a breakdown of questions in Part A and Part B, and various technical questions related to electronics concepts. The exam covers topics such as logic gates, amplifiers, rectifiers, and modulation techniques.

Uploaded by

dead.kid070
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
32 views4 pages

16EC14

This document outlines the examination structure for the I Semester B.E. Fast Track Examinations in Basics of Electronics Engineering at RV College of Engineering. It includes instructions for candidates, a breakdown of questions in Part A and Part B, and various technical questions related to electronics concepts. The exam covers topics such as logic gates, amplifiers, rectifiers, and modulation techniques.

Uploaded by

dead.kid070
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

12EC14/24 16EC14/24

USN
RV COLLEGE OF ENGINEERING®
(Autonomous Institution affiliated to VTU)
I Semester B. E. Fast TrackExaminationsJuly-19
Common to All Branches
BASICS OF ELECTRONICS ENGINEERING
Time: 03 Hours Maximum Marks: 100
Instructions to candidates:
1. Answer all questions from Part A. Part A questions should be
answered in first three pages of the answer book only.
2. Answer FIVE full questions from Part B.In Part B question number 2,
7 and 8 are compulsory. Answer any one full question from 3 and 4 &
one full question from 5 and 6

PART-A
1 1.1 The minimum number of NAND gates required to realize 2 input NOR
gates is ____________. 01
1.2 Simplify the following Logic expression using Boolean postulates.
01
1.3 The number of select lines required to realize 1:1024 demultiplexer is
_____________. 01
1.4 The reverse saturation current of a silicon diode is 8 at 45 . The
reverse saturation current at 95 is _________. 01
1.5 The speed of a P-N junction diode depends on ___________. 01
1.6 In the circuit shown in Fig 1.6, the current I is ____________.

01
1.7 An NPN transistor has 25 , 0, 4 20 . The
value of is_______. 01
1.8 What is thermal runaway? 01
1.9 In a fixed bias circuit, if 2 Ω, 5 Ω, 18 , 49, the bais
stabilization factor !" #$ is ___________. 01
1.10 The difference between photodiode and LED is ________. 01
1.11 For an N-channel MOSFET with % 0.8 , if & 1 , ' 4 , the
minimum value of ( allowed is ________ so that device is working as
an amplifier. 01
1.12 In an RC phase shift oscillator using an ideal amplifier , the frequency
of oscillation is 8 )*. If 5.6 Ω, the value of c is ____________. 01
1.13 In the circuit of fig 1.13 _________.

Fig 1.13 02
1.14 The differential gain of op-amp is 94dB and its common mode gain=2.
The CMRR is _______dB. 01
1.15 The frequency range of FM is equal to __________. 01
1.16 In an FM system, A50-)* carrier is modulated by a 500). audio sine
wave with maximum deviation of 50 )*. The modulation index is
__________. 01
1.17 The total power delivered by an amplitude modulated wave is 2640W.
If the modulation indexis 0.8, the power in each sideband is
____________. 01
1.18 Give any two applications of crystal oscillator. 01
1.19 In a Schmitt trigger circuit using an opamp with the power supply
voltage 10 and /10 and feedback factor of 0.3. the hysteresis
voltage is ____________. 01

PART-B

2 a Write the logic expression for EXOR function and realize the circuit
using NAND gates only. 04
b Write the truth table of full adder. From the truth table, write the
logic expression for output sum and carry. Based on the expression
realize the full adder using the following
i. Basic gates
ii. Using two half adder. 07
c Determine and in network shown in fig 2c

Fig 2c 05

3 a Draw the circuit diagram for full wave bridge rectifier and explain its
working. If the input to the full wave bridge rectifier Is 1 23 45. Derive
the expression for output DC voltage across the load. 06
b In the zener regulator circuit shown in fig 3(b), find the value of R so
that the circuit performs satisfactorily for all given conditions. Given
67"89:$ 6;, <"8=>$ 10? , @ 12 .

Fig 3(b) 06
c Draw the block diagram of DC power supply and explain the
functions of various blocks. 04
OR

4 a Explain the principle of operation of LED and photodiode . Mention


their typical applications. 04
b A full wave bridge rectifier using ideal diodes is supplied from a
secondary of a 10: 1 transformer whose primary is connected to
240 , 50)* main supply. The output of the rectifier is connected to a
resistance of 2000Ω in parallel with capacitor filter C D . Calculate:
i. The value of ‘C’ required so that ripple factor is 1%.
ii. DC output voltage.
iii. Peak to peak ripple voltage.
iv. Load regulation. 06
c Determine the operating point of silicon transistor in the voltage
divider biasing circuit of fig 4 ( c). Also determine S(ICO).

Fig 4 ( c) 06

5 a Draw the circuit diagram of single stage RC coupled common emitter


amplifier and explain the purpose of each component used. Also
sketch frequency response of an amplifier. 05
b An N-channel MOSFET has % 0.9 .If EF (F 2.5 . the drain
current, ( Is 0.75mA.
i. Find ( , if EF 4.1 (F 4 .
ii. Find the transconductance G1 , if EF 3.4
iii. Find H 2 for small value of (F if EF 4.9 06
c Three amplifiers I , < , J are connected in cascade. The overall gain
of the amplifier is 66 .If the input is 1mV, the output of I and <
are respectively 500? 2 , determine the gain I , < , J in dB. 05
OR
6 a Determine the input impedance, output impedance and voltage gain
for the figure 6 (a) given 1? .

Fig 6 (a) 04
b Draw the circuit and explain the operation of RC phase shift oscillator
using common emitter amplifier .Determine the frequency of
oscillation if resistance of common emitter is 3.3 Ω and pahse shift
network uses 2.2 Ω ressitance and 20 K capacitor. 05
c Draw the circuit diagram and explain the operation of two input
CMOS NAND gate. 04
d List six advantages of providing voltage series negative feedback in
amplifiers. 03

7 a Draw the circuit diagram of an instrumentation amplifier using 3


ideal opamps and derive an expression for voltage gain. 05
b In the circuit shown in Fig 7 (b), determine the output voltage L .

Fig 7 (b) 06
c Draw the circuit for Schmitt trigger using an ideal op-amp and
explain its operation with necessary waveforms and its transfer
characteristics. 05

8 a Draw the block diagram of a digital signal processing system and


explain its functionality. 04
b Give at least eight differences between amplitude modulation (AM)
and frequency modulation (FM). 04
c Draw the block diagram of a communication system and explain the
functions of each stage. 04
d A carrier of 2Mhz has 1KW of its power amplitude modulated with
sinusoidal signal of 2kHZ. The depth of modulation is 60%.Calculate
the side band frequencies, the signal bandwidth , the power of each
side band and the total power of modulated wave. 04

You might also like