0% found this document useful (0 votes)
14 views9 pages

Digital Electronics

The document outlines the course plan for Digital Electronics (Course Code: ECEG1012) taught by Dr. Kotha Venugopalachary for B.Tech-CSE students in Semester 2 of 2025. It includes evaluation methods, passing criteria, prerequisites, pedagogy, expected outcomes, and a detailed session plan covering various topics related to digital systems. The course aims to equip students with knowledge on logic families, circuit design, and microprocessor architecture.

Uploaded by

kunal44153
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
14 views9 pages

Digital Electronics

The document outlines the course plan for Digital Electronics (Course Code: ECEG1012) taught by Dr. Kotha Venugopalachary for B.Tech-CSE students in Semester 2 of 2025. It includes evaluation methods, passing criteria, prerequisites, pedagogy, expected outcomes, and a detailed session plan covering various topics related to digital systems. The course aims to equip students with knowledge on logic families, circuit design, and microprocessor architecture.

Uploaded by

kunal44153
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 9

` Year: 2025

Semester: 2

1. Name of the Faculty : Dr. Kotha Venugopalachary Course Code: ECEG1012


2. Course : Digital Electronics L: 3
3. Program : B.Tech- CSE T: 0
4. Target : Level- 2 P: 0
C: 3

COURSE PLAN
Target 50% (marks)
Level-1 40% (population)
Level-2 50% (population)
Level-3 60% (population)

1. Method of Evaluation

UG PG
Quizzes/Tests, Assignments (50%) Quizzes/Tests, Assignments, seminar (50%)
Mid Examination (20%) End semester (50%)
End examination (30%)

2. Passing Criteria
Scale PG UG

Out of 10 point scale SGPA – “6.00” in each semester SGPA – “5.0” in each semester
CGPA – “6.00” CGPA – “5.0”
Min. Individual Course Grade – “C” Min. Individual Course Grade – “C”
Course Grade Point – “4.0” Course Grade Point – “4.0”

*for PG, passing marks are 40/100 in a paper


*for UG, passing marks are 35/100 in a paper

3. Pre-requisites: Elementary Knowledge of Arithmetic Algebra


4. Pedagogy
⚫ Presentation
⚫ Class Test
⚫ Quizzes
⚫ Voiceover Presentation & Video lectures
⚫ Performance Tests
⚫ YouTube videos
⚫ Concept diary (needs to be maintained by students-short and concise notes that include course
concepts that he/she has understood)

5. References:

Text Books 1. R. P. Jain, "Modern Digital Electronics", 4th Edition, McGraw Hill Education,
2009.
2. M. M. Mano, "Digital logic and Computer design", Pearson Education India.
Web resources 1. https://ocw.mit.edu/courses/6-004-computation-structures-spring-
2017/pages/c4/
` Year: 2025

Semester: 2

1. Name of the Faculty : Dr. Kotha Venugopalachary Course Code: ECEG1012


2. Course : Digital Electronics L: 3
3. Program : B.Tech- CSE T: 0
4. Target : Level- 2 P: 0
C: 3

2. https://ocw.mit.edu/courses/6-004-computation-structures-spring-
2017/pages/c5/

Journals
Reference books 1. A. A. Kumar, "Fundamentals of Digital Circuits", 3rd Edition, Prentice Hall India, 2016.

GUIDELINES TO STUDY THE SUBJECT


Instructions to Students:

1. Go through the 'Syllabus' uploaded on the My UPES- LMS platform in order to find out the Reading
List.
2. Get your schedule and try to pace your studies as close to the timeline as possible.
3. Get your on-line lecture notes (Content, videos) at Lecture Notes section. These are our lecture
notes. Make sure you use them during this course.
4. Check your LMS student portal regularly.
5. Go through study material.
6. Check mails and announcements on LMS student portal.
7. Keep updated with the posts, assignments and examinations which shall be conducted on the LMS
student portal.
8. Be regular, so that you do not suffer in any way.
9. Cell Phones and other Electronic Communication Devices: Cell phones and other electronic
communication devices (such as Blackberries/Laptops) are not permitted in classes during Tests or
the Mid/Final Examination. Such devices MUST be turned off in the class room.
10. E-Mail and online learning tool: Each student in the class should have an e-mail id and a pass
word to access the LMS system regularly. Regularly, important information – Date of conducting
class tests, guest lectures, via online learning tool. The best way to arrange meetings with us or ask
specific questions is by email and prior appointment. All the assignments preferably should be
uploaded on online learning tool. Various research papers/reference material will be
mailed/uploaded on online learning platform time to time.
11. Attendance: Students are required to have minimum attendance of 75% in each subject. Students
with less than said percentage shall NOT be allowed to appear in the end semester examination.

This much should be enough to get you organized and on your way to having a great semester! If you need
us for anything, send your feedback through e-mail to your concerned faculty. Please use an appropriate
subject line to indicate your message details.
` Year: 2025

Semester: 2

1. Name of the Faculty : Dr. Kotha Venugopalachary Course Code: ECEG1012


2. Course : Digital Electronics L: 3
3. Program : B.Tech- CSE T: 0
4. Target : Level- 2 P: 0
C: 3

RELATED OUTCOMES
1. The expected outcomes of the Program:

Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and
PO1
an engineering specialization to the solution of complex engineering problems.

Problem analysis: Identify, formulate, review research literature, and analyze complex engineering
PO2 problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and
engineering sciences.
Design/development of solutions: Design solutions for complex engineering problems and design
PO3 system components or processes that meet the specified needs with appropriate consideration for the
public health and safety, and the cultural, societal, and environmental considerations.
Conduct investigations of complex problems: Use research-based knowledge and research methods
PO4 including design of experiments, analysis and interpretation of data, and synthesis of the information to
provide valid conclusions.
Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering
PO5 and IT tools including prediction and modeling to complex engineering activities with an understanding
of the limitations.
The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal,
PO6 health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional
engineering practice.
Environment and sustainability: Understand the impact of the professional engineering solutions in
PO7 societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable
development.

Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the
PO8
engineering practice.

Individual and team-work: Function effectively as an individual, and as a member or leader in diverse
PO9
teams, and in multidisciplinary settings.

Communication: Communicate effectively on complex engineering activities with the engineering


PO10 community and with society at-large, such as, being able to comprehend and write effective reports and
design documentation, make effective presentations, and give and receive clear instructions.
Project management and finance: Demonstrate knowledge and understanding of the engineering and
PO11 management principles and apply these to one’s own work, as a member and leader in a team, to manage
projects and in multidisciplinary environments.

Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent
PO12
and life-long learning in the broadest context of technological change.
` Year: 2025

Semester: 2

1. Name of the Faculty : Dr. Kotha Venugopalachary Course Code: ECEG1012


2. Course : Digital Electronics L: 3
3. Program : B.Tech- CSE T: 0
4. Target : Level- 2 P: 0
C: 3

2. The expected outcomes of the Specific Program:

Perform system and application programming using computer system concepts, concepts of Data
PSO1
Structures, algorithm development, problem solving and optimizing techniques.
Apply software development and project management methodologies using concepts of front-end and
PSO2
back-end development and emerging technologies and platforms.
PSO3

3. The expected outcomes of the Course:


On completion of this course, the students will be able to,

CO 1 Understand working of logic families and logic gates.

CO 2 Design and implement Combinational and Sequential logic circuits.

CO 3 Understand the process of Analog to Digital conversion and Digital to Analog conversion.

CO 4 Understand the configuration and working of Microprocessor.

4. Co-Relationship Matrix

Indicate the relationships by1- Slight (low) 2- Moderate (Medium) 3-Substantial (high)

Program
Outcomes
PO1 PO2 PO3 PO4 PO5 PO6 PO7 PO8 PO9 PO10 PO11 PO12 PSO1 PSO2 PSO3
Course
Outcomes
CO 1 2 2 - 1 - - - - - - - - - - -

CO 2 2 2 - 1 - - - - - - - - - - -

CO 3 2 2 - 1 - - - - - - - - - - -

CO 4 2 2 - 1 - - - - - - - - - - -

Average 2 2 - 1 - - - - - - - - - - -
` Year: 2025

Semester: 2

1. Name of the Faculty : Dr. Kotha Venugopalachary Course Code: ECEG1012


2. Course : Digital Electronics L: 3
3. Program : B.Tech- CSE T: 0
4. Target : Level- 2 P: 0
C: 3

5. Course outcomes assessment plan:

components

Course Assignment Test/Quiz Mid Semester End Semester Any other


Outcomes

CO 1     
CO 2     
CO 3     
CO 4     

BROAD PLAN OF COURSE COVERAGE


Course Activities:

Planned
Unit Description No. of Remarks
From To
Sessions

Fundamentals of Digital Systems


1. 4 Quiz #1
and logic families

2. Combinational Digital Circuits 6 Class Test #1

3. Sequential circuits and systems 4 Quiz # 2

4. A/D and D/A Converters 6 Class Test #2

5. 4 Quiz #3
Introduction to Microprocessor

Sessions: Total No. of Instructional periods available for the course: 45 x 1 = 45


` Year: 2025

Semester: 2

1. Name of the Faculty : Dr. Kotha Venugopalachary Course Code: ECEG1012


2. Course : Digital Electronics L: 3
3. Program : B.Tech- CSE T: 0
4. Target : Level- 2 P: 0
C: 3

SESSION PLAN
UNIT-I
Lecture
Topics to be Covered CO Mapped
No.
Digital signals, digital circuits, AND, OR, NOT, NAND, NOR
1 CO1
and Exclusive-OR operations
Boolean algebra, examples of IC gates
2 CO1
Number systems-binary, signed binary, octal hexadecimal
3 CO1
number and conversions
Binary arithmetic, one’s and two’s complements arithmetic
4 CO1
Codes, error detecting and correcting codes
5 CO1
Characteristics of digital ICs and digital logic families (TTL,
6 CO1
CMOS, Schottky TTL)
Interfacing CMOS and TTL; Tri-state logic
7 CO1
Recap and problem-solving
8

SESSION PLAN
UNIT-II
Lecture
No. Topics to be Covered CO Mapped
Standard representation of logic functions, K-map representation
9 CO2
and simplification
Don’t care conditions and practical examples
10 CO2
Multiplexers and De-multiplexers/Decoders.
11 CO2
12 Adders, Subtractors, and BCD arithmetic CO2
` Year: 2025

Semester: 2

1. Name of the Faculty : Dr. Kotha Venugopalachary Course Code: ECEG1012


2. Course : Digital Electronics L: 3
3. Program : B.Tech- CSE T: 0
4. Target : Level- 2 P: 0
C: 3

ALU design and popular MSI chips


13 CO2
Digital comparator and parity checker/generator
14 CO2
Code converters and priority encoders
15 CO2
Decoders/drivers for display devices
16 CO2
Q-M method of function realization
17 CO2
Recap and problem-solving
18

SESSION PLAN
UNIT-III
Lecture
No. Topics to be Covered CO Mapped
19 A 1-bit memory, the circuit properties of Bistable latch, CO2

20 the clocked SR flip flop, J- K, T And D-Types flip flops CO2


applications of flip flops
21
shift registers, applications of shift registers
22 CO2

23 serial to parallel converter, parallel to serial converter CO2


ring counter, sequence generator
24 CO2

25 ripple (Asynchronous) counters, synchronous counters CO2


26 counters design using flip flops, special counter IC’s CO2
27 asynchronous sequential counters, applications of counters. CO2
Recap and problem-solving
28
` Year: 2025

Semester: 2

1. Name of the Faculty : Dr. Kotha Venugopalachary Course Code: ECEG1012


2. Course : Digital Electronics L: 3
3. Program : B.Tech- CSE T: 0
4. Target : Level- 2 P: 0
C: 3

SESSION PLAN
UNIT-IV
Lecture
No. Topics to be Covered CO Mapped
Digital to analog converters: weighted resistor/converter, R-2R
29 CO3
Ladder D/A converter,
30 specifications for D/A converters, examples of D/A converter lCs, CO3
sample and hold circuit,
31 CO3
analog to digital converters: quantization and encoding,
32 CO3
parallel comparator A/D converter, successive approximation A/D
33 CO3
converter
counting A/D converter, dual slope A/D converter,
34 CO3
A/D converter using voltage to frequency and voltage to time
35 CO3
conversion,
36 specifications of A/D converters, example of A/D converter ICs CO3
Recap and problem-solving
37

SESSION PLAN
UNIT-V
Lectur
e No. Topics to be Covered CO Mapped
38 Introduction to Microprocessors, Architecture of 8085 and 8086, CO4
39 Pin Configuration and Function; Internal Register & Flag Register, CO4
Generation of Control Signals Bus Timings: Demultiplexing of
40 CO4
Address /Data Bus;
Fetch Cycle, Execute Cycle, Instruction Cycle,
41 CO4
` Year: 2025

Semester: 2

1. Name of the Faculty : Dr. Kotha Venugopalachary Course Code: ECEG1012


2. Course : Digital Electronics L: 3
3. Program : B.Tech- CSE T: 0
4. Target : Level- 2 P: 0
C: 3

42 Instruction Timings and Operation Status, Timing Diagram. CO4


Instruction for Data Transfer. Arithmetic and Logical Operations,
43 CO4
Branching Operation
Machine Cycle Concept, Addressing Modes
44 CO4
Recap and problem-solving
45

You might also like