(EE 211) Assignment 4
(EE 211) Assignment 4
1
Question # 1 (CLO – 2, Points: 20, 5 + 5 + 10)
Calculate Q-point parameters i.e., IC, and VCE, and VCB for the following cases. Assume VBE =
0.7V for the analysis purposes. Also, identify whether the transistor is working in forward active
region i.e., as an amplifier or not? Assume common-emitter topology for the analysis. Draw the
respective circuit diagrams as well.
2
b) A self-bias (feedback bias) scheme having VCC = 10V, RB = 180kΩ, RC = 1.5kΩ, β = 100.
3
c) A voltage divider network-based biasing scheme having VCC = 10V, R1 = 18kΩ, R2 = 4.7kΩ,
RE = 1.1kΩ, RC = 3kΩ, β = 50.
1. Use approximate approach for analysis
4
2. Use accurate approach for analysis
5
Question # 2: (CLO – 3, Points: 30, 5 + 20 + 5)
a) Design an emitter-bias BJT configuration with the following specifications:
IC,Q = (½) Isat, ICsat = 8 mA, VCC = 28V, VC = 18V, VBE = 0.7V and β=110. Determine RC, RE,
and RB. Assume VE as 10% of VCC.
6
b) Design an voltage divider-bias BJT configuration with the following specifications:
IC,Q = 10mA, VCC = 20V, VCE,Q = 8V, VBE = 0.7V, and β = 80. Determine RC, RE, and RB. Use
both approaches (use notes uploaded on LMS) to design the biasing stage. Assume VE as 10%
of VCC.
1. Accurate Approach
7
2. Approximate Approach
8
c) Design a self-bias (collector feedback bias) BJT configuration with the following
specifications:
IC,Q = 10mA, VCC = 20V, VCE,Q = 8V, VBE = 0.7V, and β = 80. Determine RC, RE, and RB.
Assume VE as 10% of VCC.