Scribd
Upload
46 views2 pages

MP IMP Questions

The document outlines various modules related to the Intel MP 8086 architecture, covering topics such as memory segmentation, processor modes, interrupt structures, and timing diagrams. It also includes detailed explanations of the 8086 instruction set, DMA controllers, and interfacing with peripherals, as well as comparisons between different processor generations including the Pentium series. Additionally, it discusses the architecture and features of the Pentium 4 processor, including its NetBurst architecture and hyperthreading.

Uploaded by

rakesh8928177094
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
46 views2 pages

MP IMP Questions

The document outlines various modules related to the Intel MP 8086 architecture, covering topics such as memory segmentation, processor modes, interrupt structures, and timing diagrams. It also includes detailed explanations of the 8086 instruction set, DMA controllers, and interfacing with peripherals, as well as comparisons between different processor generations including the Pentium series. Additionally, it discusses the architecture and features of the Pentium 4 processor, including its NetBurst architecture and hyperthreading.

Uploaded by

rakesh8928177094
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

Module 1: The Intel MP 8086 Architecture:

1. What is segmentation? Explain memory segmentation of 8086 and its advantages. [5 marks]

2. Difference between real mode, virtual mode, and protected mode of the 80386 processor. [5 marks]

3. Explain the interrupt structure of the 8086 processor. Clearly show memory map with address range
and draw a neat schematic.

4. Draw and explain the timing diagram for write operation in minimum mode of 8086.

5. Draw and explain the timing diagram for read operation in minimum mode of 8086.

6. Design an 8086-based system with the following specifications:

a. 8086 working at 8 MHz in minimum mode

b. 64 kB RAM using 32 kB × 8 device

c. 64 kB EPROM using IC 27128

Module 2: Instruction Set and Programming:


1. Explain the following 8086 instructions: XLAT, DAA, LAHF, AAA. [5 marks]

2. Explain the 8086 instructions: LAHF and STOSB. [5 marks]

3. Explain logical and data transfer instructions of 8086. [5 marks]

4. Explain transfer of control instructions and processor control instructions of 8086. [5 marks]

5. Write an assembly language program for 8086 to reverse a string of 10 characters. [5 marks]

6. Write an 8086 assembly language program to print the flag registers. [5 marks]

7. Explain different addressing modes of 8086 microprocessor.

8. Explain I/O related addressing modes of 8086.

9. Write the addressing modes for the following instructions:

- `MOV AL, [BX + SI]`

- `AND CL, [2000]`

- `ADD AX, [BX + SI + 2000]`

- `IN AL, DX`

- `POP BX`

- `JMP [BX + 2]`

- `ADD AX, [BX + SI + S]`


Module 3: Memory and Peripheral Interfaces:
1. Explain the 8257 DMA controller with a neat diagram and describe its control register format.

2. Explain the DMA data transfer modes briefly.

3. Explain the need for a DRAM controller for interfacing DRAM with 8086 and draw the interfacing
diagram.

4. Explain the interfacing of 8259 with 8086 in minimum mode.

5. Explain the functionality of interfacing three 8258 with 8086 in minimum mode with full nested mode.

6. Explain mode 2 of 8255 with a neat block diagram, and show the CWR initialization.

Module 4: Intel 80386DX Processor:


1. Explain the flag (EFLAG) register of the 80386DX processor with a diagram and describe its format.

2. Explain the segment descriptor of the 80386 processor with a diagram.

3. Draw a segment descriptor table and explain the memory paging mechanism in 80386.

4. Explain the protection mechanism of the 80386 processor with a diagram.

5. Explain descriptors and paging mechanisms in protected mode of the 80386 processor.

Module 5: Pentium Processor:


1. Draw and explain the floating-point pipeline for the Pentium processor. [5 marks]

2. Explain in brief the pipeline stages of the Pentium processor. [5 marks]

3. Explain the integer pipeline of the Pentium processor. [5 marks]

4. Explain with a neat diagram the cache memory organization supported by the Pentium processor. [5
marks]

5. Draw and explain the architecture of the Pentium processor.

6. Compare the 80386, Pentium 1, Pentium 2, and Pentium 3 processors.

7. Compare the Pentium 2, Pentium 3, and Pentium 4 processors.

Module 6: Pentium 4 Processor:


1. Explain Pentium 4: NetBurst architecture.

2. Explain Pentium 4 NetBurst microarchitecture and write a note on hyperthreading.

You might also like