Scribd
Upload
17 views

Assignment 12

The document is an assignment for the Digital Circuits course from IIT Kharagpur, consisting of 15 multiple-choice questions related to the 8085 and 8086 microprocessors. Each question includes a correct answer and a detailed solution. The topics covered include program status words, interrupts, processor modes, and addressing modes.

Uploaded by

vagesh0307
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
17 views

Assignment 12

The document is an assignment for the Digital Circuits course from IIT Kharagpur, consisting of 15 multiple-choice questions related to the 8085 and 8086 microprocessors. Each question includes a correct answer and a detailed solution. The topics covered include program status words, interrupts, processor modes, and addressing modes.

Uploaded by

vagesh0307
Copyright
© © All Rights Reserved
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 8

NPTEL Online Certification Courses

Indian Institute of Technology Kharagpur

Digital Circuits
Assignment 12- Week 12
TYPE OF QUESTION: MCQ
Number of questions: 15 Total mark: 15 X 1 = 15
______________________________________________________________________________

QUESTION 1:
The program status word (PSW) register pair of 8085 is made up of ____________.
a) DE register pair
b) BC register pair
c) HL register pair
d) Accumulator and Flag registers

Correct Answer: d

Detailed Solution:

PSW register pair is made up of the Accumulator and the Flags registers

______________________________________________________________________________

QUESTION 2:
Which of the following is a non-vectored interrupt for 8085 microprocessor?
a) TRAP
b) INTR
c) RST 7.5
d) RST 6

Correct Answer: b

Detailed Solution:

INTR is a non vectored interrupt

______________________________________________________________________

QUESTION 3:
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

Match the items in column X to their corresponding counterparts in column Y concerning the
8085 microprocessor.

Column X Column Y

1. INTR 1. Non-maskable

2. RST 5.5 2. Maskable

3. TRAP 3. Software

4. RST 1 4. Non-vectored
A) X1-Y2, X2-Y1, X3-Y4, X4-Y3
B) X1-Y4, X2-Y2, X3-Y1, X4-Y3
C) X1-Y3, X2-Y2, X3-Y4, X4-Y1
D) X1-Y1, X2-Y4, X3-Y2, X4-Y3

Correct Answer: B

Detailed Solution:

QUESTION 4:

8086 is ____ bit processor.

a) 16 bit

b) 8 bit

c) 32 bit

d) 64 bit

Correct Answer: a

Detailed Solution:

8086 is a 16-bit processor.


______________________________________________________________________________
QUESTION 5
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

Which of the following interrupt is NOT affected by the contents of interrupt enable flip-flop?

a) INTR

b) TRAP

c) RST 5.5

d) RST 6.5

Correct Answer: b

Detailed Solution:

TRAP is a non-maskable interrupt.

__________________________________________________________________________

QUESTION 6:

In 8085, which of the following instruction is equivalent to CALL 0038h?

a) RST 5

b) RST 6

c) RST 7

d) RST 8

Correct Answer: c

Detailed Solution:

IVT address of the RST 7 instruction is 0038h. Which is equivalent to CALL 0038h instruction.

QUESTION 7:
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

The operating mode of 8086 after applying active low at MN/MX’ is ________.
a) minimum mode
b) maximum mode
c) supervisor mode
d) User mode

Correct Answer: b

Detailed Solution:

When MN/MX’ pin is high 8086 operates in minimum mode otherwise it operates in Maximum
mode.

QUESTION 8:

Which of the following statements is TRUE, for the program given below?

EI
MVI A, 29h
SIM

A) RST 7.5 interrupt is masked


B) RST 6.5 interrupt is masked
C) RST 5.5 interrupt is masked
D) Serial transmission is enabled

Correct Answer: C

Detailed Solution:
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

QUESTION 9:

Which of the following interrupt is both level and edge sensitive?


a) TRAP
b) RST 7.5
c) RST 6.5
d) RST 5.5

Correct Answer: a

Detailed Solution:

TRAP is edge and level sensitive.

QUESTION 10:

Which of the following statement is TRUE for 8085 microprocessor?


a) RIM instruction is used for checking the status of the RST 7.5 interrupt
b) RIM instruction is used for masking/unmasking of RST6.5 interrupt
c) RIM instruction is used for checking the status of the TRAP interrupt
d) RIM instruction is used for masking/unmasking of TRAP interrupt
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

Correct Answer: a

Detailed Solution:

QUESTION 11:

Which of the following statement is TRUE, after the following instructions are executed in 8085
microprocessor?
MVI A, 2Bh
SIM
a) Serial data transmission is enabled
b) RST 7.5 interrupt is masked
c) RST 7.5 interrupt is available
d) RST 6.5 interrupt is available

Correct Answer:

Detailed
Solution:
c

QUESTO
N 12:

In 8086, ALU operated on ____________ data.


a) 8-bit
b) 16-bit
c) 20-bit
d) 32-bit
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

Correct Answer: b

Detailed Solution:

In 8086, ALU operates on 16-bit data.

QUESTION 13:

Which of the following instruction is an example direct addressing mode for 8086
microprocessor?

a) MOV CH,BL

b) MOV BH, 23H

c) MOV DX, [1234H]

d) MOV AX, [BX+08H]

Correct Answer: c

Detailed Solution:

In direct addressing mode, the effective address of the memory location at which the data
operand is stored is given in the instruction.

QUESTION 14:

The contents of CS register is 5689H and IP register is 0053H. Which of the following is the
physical address for given CS and IP value?
a) 568E3H
b) 56DCH
c) 586E3H
d) 568D3H

Correct Answer: a
NPTEL Online Certification Courses
Indian Institute of Technology Kharagpur

Detailed Solution:

CS = 5689H
The base address of the code segment is 56890 H.
Effective address of memory is given by 56890H + 0053H =
568E3H.

QUESTION 15:

Which of the following 8086 instructions utilizes the implied addressing mode?

A) STC
B) JZ 15h
C) MOV CX, [BX]
D) MOV DL, 08H

Correct Answer: A

Detailed Solution: In the implied addressing mode, the operation code (opcode) of the
instruction itself indicates the operation to be performed without requiring any additional
operands or addresses.

************END**********

You might also like