24UEC087 Experiment 09
24UEC087 Experiment 09
Experiment No. 9
Aim: To analyse and design a sequential logic circuits (different Latches and Flip
Flops).
Theory :
Observed parameters:
DSO Screenshots:
SR latch:
(S=1,R=0):
SR Flip-Flop:
(C=1,R=1,S=0)
D type latch:
(C=1,D=0)
JK flip flop:
(J=1,K=1)
T flip flop:
(T=0)
D flip flop:
(D=1)
Conclusion:-This practical practice helps us to understand:-
→The use of IC 4027.
○ Memory element and array.
○ Clocked JK flip-flop and latches.