0% found this document useful (0 votes)
13 views1 page

Documentation STM32 IIR

The document outlines the clocking and interconnect architecture for an STM32F407VG microcontroller operating at 168 MHz, utilizing an 8 MHz oscillator. It details the configuration of audio data transfer via DMA, SPI/I²S interfaces, and the integration of ADC and DAC components. Additionally, it specifies the sampling rates and buffer structure for audio processing, including interrupt handling mechanisms.

Uploaded by

sellami wafa
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
13 views1 page

Documentation STM32 IIR

The document outlines the clocking and interconnect architecture for an STM32F407VG microcontroller operating at 168 MHz, utilizing an 8 MHz oscillator. It details the configuration of audio data transfer via DMA, SPI/I²S interfaces, and the integration of ADC and DAC components. Additionally, it specifies the sampling rates and buffer structure for audio processing, including interrupt handling mechanisms.

Uploaded by

sellami wafa
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

8 MHz

Oscillator

STM32F407VG
168 MHz
Clocking

Interrupt

ext_SD (PC2)
MCLK (PC6)
ADC Analog
SCLK (PB10)
CS5343 in
WS (PB12)

ARM CTRL
RAM DMA SPI / I²S
Cortex M4

DAC
CS4344 Analog
out
SD (PC3)

Interconnect WS = 96 kHz
SCLK = 2 * 32 * 96 kHz = 6,144 MHz
MCLK = 256 * 96 kHz = 24.576 MHz

DMA
Complete
Interrupt

R-Sample (15:0) L-Sample (31:16)

7 0

R-Sample (31:16) L-Sample (15:0)


6 1

8 * uint16_t buffer

5 2
L-Sample (15:0) R-Sample (31:16)

4 3

R-Sample (15:0)
L-Sample (31:16)

DMA
Half Complete
Interrupt

32 24 16 8 0

Sample (23:16) Sample (15:8) Sample (7:0) 0x00

You might also like