0% found this document useful (0 votes)
14 views12 pages

Dldlab Report 05

This document outlines Lab #05 of the EEE240 course, focusing on Verilog HDL and simulation using Xilinx ISE. It includes objectives, an introduction to Verilog and Xilinx ISE, in-lab tasks for verifying basic logic gates, and a post-lab task involving Boolean functions. The conclusion emphasizes the importance of simulation in digital circuit design and its role in identifying flaws early in the design process.

Uploaded by

emanfatima2t8
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
14 views12 pages

Dldlab Report 05

This document outlines Lab #05 of the EEE240 course, focusing on Verilog HDL and simulation using Xilinx ISE. It includes objectives, an introduction to Verilog and Xilinx ISE, in-lab tasks for verifying basic logic gates, and a post-lab task involving Boolean functions. The conclusion emphasizes the importance of simulation in digital circuit design and its role in identifying flaws early in the design process.

Uploaded by

emanfatima2t8
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 12

EEE240 Fundamental of Digital Logic Design

Lab # 05: Introduction to Verilog and Simulation using


XILINX ISE

Safia Mahnoor
Name Eman Fatima
SP24-BAI-046
Registration No. SP24-BAI-015
BSAI-2
Class
Dr. Muhammad Rizwan Azam
Instructor’s Name

Lab Assessment
Post Lab Total
In-Lab
Data Presentation Data Analysis Writing Style

Page 1 of 12
Pre-Lab:
• Objectives:
The objective of this experiment is to introduce the Verilog
Hardware Description Language (HDL) and its simulation capabilities using Xilinx
ISE. This experiment will teach the process of creating and simulating Verilog code
and will also provide hands-on experience in using Xilinx ISE for creating
testbenches, simulating, and verifying the functionality of digital designs.

• Introduction:
Verilog:
Verilog is one of the most widely used hardware description languages
(HDLs) for designing digital systems such as microprocessors, memory systems,
and other integrated circuits.
➢ It allows designers to model, test, and simulate digital circuits at various levels
of abstraction such as from the behavioral level to the structural level.
➢ Verilog code defines how a circuit behaves, and with the aid of simulation tools
like Xilinx ISE, designers can verify the functionality of their design without
physically building the circuit.
Xilinx ISE:
Xilinx ISE (Integrated Software Environment) is a comprehensive
design suite used for synthesizing, implementing, and simulating digital circuits
targeting Xilinx FPGAs.
➢ The software provides an interface for designing, verifying, and optimizing
FPGA designs written in Verilog or VHDL.

In-Lab Task:
Verify all the Basic logic gates using Xilinx ISE simulation tool and verify your
waveform with logic gates truth table.
a) Write Verilog code ,stimulus/test bench for basic gates and show results.

Page 2 of 12
1) AND Gate:
Verilog code:

Stimulus:

Simulation:

Page 3 of 12
2) OR Gate:
Verilog code:

Stimulus:

Simulation:

Page 4 of 12
3) NOT Gate:
Verilog code:

Stimulus:

Simulation:

Page 5 of 12
4) NAND Gate:
Verilog code:

Stimulus:

Simulation:

Page 6 of 12
5) NOR Gate:
Verilog code:

Stimulus:

Simulation:

Page 7 of 12
6) XOR Gate:
Verilog code:

Stimulus:

Simulation:

Page 8 of 12
7) XNOR Gate:
Verilog code:

Stimulus:

Simulation:

Page 9 of 12
Post-Lab Task:
1. Write Verilog code for given Boolean Function:
F= x+x´y+yz´
a) Gate-Level Model:

Truth Table:

x y z x´ z´ x´y yz´ F=x+x´y+yz´


0 0 0 1 1 0 0 0
0 0 1 1 0 0 0 0
0 1 0 1 1 1 1 1
0 1 1 1 0 1 0 1
1 0 0 0 1 0 0 1
1 0 1 0 0 0 0 1
1 1 0 0 1 0 1 1
1 1 1 0 0 0 0 1

Page 10 of 12
b) Data Flow Model:

2.Write stimulus/test bench for task 1 and show stimulation results.


Stimulus:

Page 11 of 12
Simulation:

Conclusion:
This experiment introduces Verilog HDL and Xilinx ISE for digital
circuit design and simulation. We gained practical experience in writing Verilog
code, creating testbench and verifying circuit functionally through simulation. It
highlights the importance of simulation in detecting flaws early, providing a solid
foundation for complex FPGA-based designs.
-------------------------------------

Page 12 of 12

You might also like