13 A Study
13 A Study
ABSTRACT: This paper presents a study on different digital modulation techniques based on FPGA and their Bit Rate
Error. Digital modulation represents the transfer of the digital bit stream from the transmitter to the receiver via the
analog channels. The information signal modifies one or more carrier parameters, leading to shift keying techniques
during the modulation process. Various DSP based data compression, encoding/decoding algorithms, and noise
filtering techniques have been developed to achieve effective and efficient data transmission with the help of FPGAs
for hardware implementation. Modulators were designed using VHSIC (Very High Speed Integrated Circuit) Hardware
Description Language (VHDL) was realized on high speed FPGA (Field Program Programmable Gate Array). Data
rate transfer is fairly important in wireless communication systems. BER (Bit Error Rate) of different digital
modulators was compared. From literature survey it was found that design employs the minimum number of blocks
necessary for achieving different digital modulation. The functionality of these digital modulators will be demonstrated
through simulations using Xilinx 13.2.
Field-programmable gate arrays (FPGAs) are semiconductor devices containing programmable logic elements (LEs)
and a hierarchy of reconfigurable interconnects to realize any complex combinational or sequential logic functions.
Today’s FPGAs consist of configurable embedded static random-access memories (SRAMs), high-speed input/output
(I/O) elements, high-speed transceivers and even hard-embedded processors [9]. FPGAs are widely used in different
applications, such as motor controllers [10], neural network implementations [1, 3], finite-impulse-response (FIR) filter
realization [11, 12], fuzzy-logic controllers [13], etc. In this paper, basic block diagram and implementation of digital
modulators using FPGAs has been studied.
This section presents a brief review of some of the most recent literature published in the related field.
Dhivya Jose, et al. [4] implemented all digital modulation techniques into a single module and implement in a Field
Programmable Gate Array (FPGA). They proposed a system that allows the user to select any one of four modulations
without reconfiguring the FPGA. Carrier waveform for the modulator is generated using coordinate rotation digital
computer CORDIC algorithm which uses shift, addition and very small look up table (LUT). It is hardware efficient and
iterative algorithm for circular rotation and an efficient method to compute trigonometric functions. The codes for these
digital modulators are developed in VHDL and the functionality of these digital modulators was simulated using the
MODELSIM simulation software and synthesized by Xilinx ISE Design suite14.5 and finally implemented in
SPARTAN-3E FPGA. C. Erdogan et al [5] proposed a novel design which contains minimum number of blocks
necessary for designing of basic binary digital modulators and implemented on Altera DE2 FPGA Board, and modulator
is verified using Quartus II simulator. The proposed method in article [6] shows the feasibility of test-bench by means of
mixed-signal simulation and SW debugger. A prototype has been developed to verify the performance of test-bench; it
shows improvement in induction load characterization. For designing of inductors and power converter impedance of
this type of large signal is used, it also provide real time measurement of parameters. S.O. Popescu et al [7] proposed a
method to design BPSK modulator and Demodulator using Matlab/Simulink environment and implement it to FPGA
Spartan 3E kit. The modulator and demodulator were integrated into two different boards, having local clock oscillator
of the board of 50 MHz which corresponds with a period of 20ns. The BPSK carrier frequency is 31,250 kHz. This
design is suitable for propagation and to minimize memory utilization. Mehmet Sonmez, Ayhan Akbal [8] presented
simulation results of binary frequency shift keying (BFSK) and binary phase shift keying (BPSK) modulation techniques
in FPGA complier. They proposed both the modulation techniques in low power consumption systems. In addition, these
modulation techniques are used high speed systems. Also, BPSK and BFSK modulations are compared to bit error rate
(BER). BPSK modulation technique has BER low than BFSK modulation in AWGN channel. Modulators were designed
using FPGA complier (Quartus II 9.1). In Quartus II complier, results of simulation are observed using vector waveform
file.
III. DIGITAL MODULATORS
A. BASK Modulator
In a BASK (binary amplitude-shift keying) modulator, the amplitude of the carrier (sinusoidal) signal is changed
according to the message level (“0” or “1”), while keeping the frequency and phase constant. If transmitting data is 1,
BASK modulated signal is carrier signal. When transmitting data is 0, BASK modulated signal is 0. In modulation
process the data bits are multiplied with a carrier signal and then modulated signal is created.
S(t) = Ac Sin(2𝜋𝑓𝑐𝑡) ; if symbol = 1
S(t) = 0 ; if symbol = 0 (1)
Fig. 2 shows the message signal, carrier signal and BASK modulated signal waveforms.
B. BPSK Modulator
In a BPSK (binary phase-shift keying) modulator, the phase of the sinusoidal carrier signal is changed according to the
message level (“0” or “1”) while keeping the amplitude and frequency constant. If transmitting symbol is 1 then
beginning of BPSK modulated signal’s period is positive values. But if transmitting signal is 0, beginning of BPSK
modulated signal’s period is negative values.
S(t) = Ac Sin(2𝜋𝑓𝑐𝑡) ; if symbol = 1
S(t) = -Ac Sin(2𝜋𝑓𝑐t) ; if symbol = 0 (2)
C. BFSK Modulator
In a BFSK (binary frequency-shift keying) modulator, the frequency of the carrier signal is changed according to the
message level (“0” or “1”) while keeping the amplitude and phase constant.
S(t) = Ac Sin(2𝜋𝑓1c𝑡) ; if symbol = 1
S(t) = Ac Sin(2𝜋𝑓2c𝑡) ; if symbol = 0 (3)
Fig. 5 shows the block diagram of BFSK modulator. Binary bit stream is multiplied with the carrier signal. Same bit
stream was inverted and multiplied with carrier signal. After addition of both the signals we get BFSK signal.
D. QPSK Modulator
QPSK modulation is based on Phase modulated. Namely, for each symbol, different phase data is sent to channel. Each
symbol consists of two bits. These bits are modulated in I channel and Q channel. For I channel carrier signal is used
sinus, for Q channel carrier signal is used cosines. For QPSK modulation, there are four cases. These cases are 00, 01,
10 and 11. For each case, QPSK signal is created using signal of different phase. These phases are 45°, 135°, 225° and
315°. Hence, in contrast to binary modulation techniques such as BPSK (Binary Phase Shift Keying), BFSK (Binary
Frequency Shift Keying), BASK (Binary Amplitude Shift Keying), QPSK modulation technique is a fast modulation
technique.
The QPSK modulation signals are defined as
S t = Ac cos( 𝜔𝑐 𝑡 + 𝜑𝑖 ) ; for i=0,1,2,3, (4)
𝜋
In equation (4), 𝜑𝑖 = 2𝑖 + 1 ∗ ; for i=0, Ac=1;
4
𝜋
S t = Ac cos( 𝜔𝑐 𝑡 + )
4
1
= (cos ωc t − sin ωc t) (5)
2
The QPSK modulated signal with I channel and Q channel is shown in figure 8.
In recently, due to fast operating time, FPGA is widely used in wireless communication systems, signal processing
areas. FPGA is a logic device that includes a two-dimensional array of generic logic cells and programmable switches
[15]. In addition, FPGAs consist of an array of programmable logic blocks of potentially different types, including
general logic, memory, multiplier and adder blocks, input and output unit, surrounded by a programmable routing
fabric that allows blocks to be programmable interconnected [16]. Due to program FPGA, there are several hardware
description languages. VHDL is a hardware description language too and it describes the behaviour of an electronic
circuit or system [14]. Also, VHDL is description language that operates parallel. In modem design, both VHDL
hardware language and ready block scheme such as multiplier, adder block was used. Designed block using VHDL is
saved as .vhdl file. Used block is created using .vhdl file. In addition, designs are simulated using .vwf (vector wave
form) file. Simulating time, clock pulse frequency and starting statement management are set using this file.
C. QPSK BER
QPSK modulation has a good BER performance and is very suitable implementations require 1-2 bps/Hz (bit per
second per Hertz) spectrum efficiency and is commonly used in wireless communication [9]. Modulated signal is sent
over AWGN (Additive White Gaussian Noise) and afterwards noisy signal is demodulated using FPGA-based complier
(Quartus II). But noisy magnitude of AWGN channel is quite low. So, BER (Bit error rate) of this modulator is very
low.
VII. CONCLUSION
FPGA implementations of BASK, BPSK, BFSK and QPSK digital modulators can be demonstrated using Xilinx ISE
13.2. The advantages of the implementations are the minimum numbers of digital blocks used for performing digital
modulations, integrating ability with modules in FPGA boards, and the controllability of the input signal’s frequencies.
In addition, we can demonstrate the hardware implementation of different digital modulation techniques based on
FPGA. Also, different performance parameters of modulation techniques will be analysed. it is shown that modulation
techniques (BASK, BPSK, BFSK and QPSK) have disadvantage and advantage in simulation and plotting results. It is
illustrated that BER of bask high than BER of BPSK. Yet, bit transfer rate of bask is as same as bit transfer rate of
BPSK. Comparison of BER over AWGN for BPSK and BFSK was introduced. Besides, it is shown that BPSK
modulation technique has BER low than BFSK modulation technique. The implemented FPGA designs are suitable for
realization of the digital baseband-modulation. In addition, usage of this kind of implementation for educational
purposes in digital communications laboratories or courses clearly emphasizes the correlation between different courses
in electronics engineering.
REFERENCES
[1] S. Himavathi, D. Anitha, and A. Muthuramalingam, “Feed forward Neural Network Implementation in FPGA Using Layer Multiplexing for
Effective Resource Utilization,” IEEE Transactions on Neural Networks, pp. 880-888, March 2007.
[2] N. M. Botros and M. Abdul-Aziz, “Hardware Implementation of an Artificial Neural Network Using Field Programmable Gate Arrays
(FPGA’s),” IEEE Transactions on Industrial Electronics, pp. 665-667, 1994
[3] T. Orlowska-Kowalska and M. Kaminski, “FPGA Implementation of the Multilayer Neural Network for the Speed Estimation of the Two-
Mass Drive System,” IEEE Transactions on Industrial Informatics, 7, 3, 2011, pp. 436-445. (2002)
[4] Dhivya Jose, Reneesh C Zacharia , Rijo Sebastian.” A Novel Approach For the Design and Implementation of FPGA Based High Speed
Digital Modulators Using Cordic Algorithm” IJEDR | Volume 2, Issue 2 | ISSN: 2321-9939”, 2014
[5] C. Erdoğan, I. Myderrizi, and S. Minaei, “FPGA Implementation of BASK-BFSK-BPSK Digital Modulators” Proceedings of the IEEE
Antennas and Propagation Magazine, Vol. 54, No. 2, April 2012.
[6] Oscar Jimenez, Oscar Lucia, LuisA.Barragan, Denis Navarro, Jose I. Artigas, and Isidro Urriza “FPGA-Based Test-Bench For Resonant
Inverter Load Characterization” IEEE Transactions on Industrial Informatics, VOL. 9, NO. 3, August 2013
[7] S.O. Popescu, A.S.Gontean and G.Budura, “BPSK System on Spartan 3E FPGA”, SAMI 2012 • 10th IEEE Jubilee International Symposium
on Applied Machine Intelligence and Informatics • January 26-28, 2012.
[8] Mehmet SONMEZ1, Ayhan AKBAL “FPGA Based, Low Cost Modulators of BPSK and BFSK, Design and Comparison of Bit Error Rate
over AWGN Channel” Gazi University Journal of Science GU J Sci 26(2):207-213 (2013).
[9] Chia-Liang Liu and Kamilo Feher, "π/ 4 QPSK MODEMS for Satellite Sound/Data Broadcast Systems", IEEE Transactions on Broadcasting,
Vol. 37, No. 1, March, 1991.
[10] Alecsa, and A. Onea, “Design, Validation and FPGA Implementation of a Brushless DC Motor Speed Controller,” Proceedings of the 17th
IEEE International Conference on Electronics, Circuits, and Systems (ICECS), , pp. 1112-1115, December, 2010
[11] P. K. Meher, S. Chandrasekaran, and A. Amira, “FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed
Arithmetic,” IEEE Transactions on Signal Processing, pp. 3009-3017, 2008
[12] K. N. Macpherson and R. W. Stewart, “Rapid Prototyping – Area Efficient FIR Filters for High Speed FPGA Implementation,” IEEE
Proceedings ─ Vision, Image and Signal Processing, 153, pp. 711-720.June 2006
[13] B. Leung, VLSI for Wireless Communication. Englewood Cliffs, NJ:Prentice-Hall, 2002
[14] Pedroni, A.,V., “Circuit design with VHDL”, MIT press, England, 2004
[15] Pong, P., C., “FPGA Prototyping By Verilog Examples: Xilinx Spartan-3 Version”, John Wiley & Sons, Canada, 2008.
[16] Kuon, I., Tessier, R., Rose, J.,”FPGA Architecture: Survey and Challenges”, Now Pub., Netherlands, 2008