Scribd
Upload
22 views2 pages

BCS-302 Assignment No 4 NSA

The document is an assignment for a Computer Organization and Architecture course, containing eight questions related to cache mapping, virtual memory address translation, and memory system design. It includes specific calculations and conceptual explanations regarding memory units, address formats, and cache memory configurations. The assignment aims to assess students' understanding of key concepts in computer architecture.

Uploaded by

Yuvika Miglani
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
22 views2 pages

BCS-302 Assignment No 4 NSA

The document is an assignment for a Computer Organization and Architecture course, containing eight questions related to cache mapping, virtual memory address translation, and memory system design. It includes specific calculations and conceptual explanations regarding memory units, address formats, and cache memory configurations. The assignment aims to assess students' understanding of key concepts in computer architecture.

Uploaded by

Yuvika Miglani
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

Subject Name: Computer Organization And Architecture Code: BCS302

Class & Semester: ST & III Branch: CS/AIML

ASSIGNMENT-NO. 4

Que 1: What is a mapping function? What are the ways the cache can be mapped? Explain
in detail.
Que 2: Explain the Address Translation in Virtual Memory.
Que 3: A digital computer has a memory unit of 64K × 16 and a cache memory of 1K
words. The cache uses direct mapping with a block size of four words.
a. How many bits are there in the tag, index, block, and word fields of the address
format?
b. How many bits are there in each word of cache, and how are they divided into
functions? Include a valid bit.
c. How many blocks can the cache accommodate?
Que 4: An address space is specified by 24 bits and the corresponding memory space by
16 bits.
a. How many words are there in the address space?
b. How many words are there in the memory space?
c. If a page consists of 2K words, how many pages and blocks are
there in the system?

Que 5: The logical address space in a computer system consists of 128 segments. Each
segment can have up to 32 pages of 4K words in each. Physical memory consists of 4K
blocks of 4K words in each. Formulate the logical and physical address formats.

Que 6: Consider a memory system of 4096 bytes of RAM and 4096 bytes of ROM. Draw
memory address map. How many lines must be decoded for chip select? Specify the
size of decoders? (RAM chip size= 128 Bytes and ROM chip size= 512 Bytes

Que 7: A two way set associative cache memory uses a block of 8 words. The cache can
accommodate a total of 4096 words from main memory. The main memory size is 256K X 32.
a) Formulate all pertinent information required to construct the cache memory.
b) What is the size of cache memory?

Que:8 What is Content Addressable memory (CAM) / Associative memory? Explain with a
diagram.

You might also like