1

2
• Brain of micro computer
• Processor or chip
• Single Chip in the motherboard
• Capable of processing data
• Controls all the components in computer
• It executes sequence of instructions
• Fetch, decode and Execute sequence of instructions

3
 Evolution of Intel Microprocessors
• First generation (1939-1954)- Vaccum tubes
• Second Generation(1954-59)- Transistors
• Third generation(1959-1971)- IC
• Fourth Generation(1971-Present)-Microprocessors
• up is scaling from 4004
• up is identified with the wordsize of data
• Perform operations on 4 bit data- 4 bit up
• 8 bit data-8 bit up(8008,8080,8085)
• 16 bit data- 16 bit up(8086,80186,80286)
• 32 bit data-32 bit up(pentium pro, pentium II,Pentium III Dual core)
• 64 bit data- 64 bit up(INTEL core 2, Intel core i3,Intel core i5, Intel core i7)-
very fast

4
5
Microprocessor Micro controller
Contains only CPU in a single chip In a single chip has CPU, memory, IO Ports, Timers,
Serial ports etc

We externally interface Memory, IO Ports, Timer On chip Memory, IO Ports,

Von Neumann Architecture Harvard Architecture

Designed for high speed operations and has high cost Low speed operations and low cost

Hardware can be interfaced externally based on Can handle less hardware externally
requirements

High power consumption Battery operated – Low power applications

AMD, Intel 8085,8086, i3, core i5, core i7, core i9 8051, AVR, PIC, ARM
7
 Features of 8086
• It is an 16-bit microprocessor i.e. 8086 μp can read or
write or perform any arithmetic & logical operation on
16-bit data at a time( 8085- 8 bits only). 16 bit
operations can be done
• It is a 40 pin IC
• It has 16-bit data bus. In one machine cycle, we can
transfer 16 bits of data( 8085- 8 bits only)
• It provides 20 address line so 8086 μp can access (2^20)
= 1Mbytes of memory(8085- 16 bits- 2^16 =64KB )
8
 Features of 8086
• Internal hardware has 2 Units- EU and BIU- Pipelining –
Multiple instructions can be executed at a time.
Significant increase in speed.
• 16 bit General purpose registers. Used as 8 bit registers
also.
• Two Index registers, Two Stack pointers. More registers.
More flexibility in programming
• Memory Segmentation-CS,DS,ES,SS. With Each Segment
we can have 64KB Memory
9
• It can perform arithmetic operation on 8-bit or
16-bit data including multiplication & division
• It can operate in single mode (Minimum mode) &
in multiprocessor mode (Maximum mode)-It
support s multiprocessing
• It requires external clock generator
• It works on maximum clock frequency of 10 MHz
& Minimum clock frequency of 5 MHz

10
• It requires single +5V power supply
• It contains 16-bit flag register
• 8086 provides memory banks. 1MB memory is
divided into two 512 KB odd and Even Memory
bank.
• Large Instruction Set
• Interrupt Service is also upgraded– 256
interrupts(8085- 8 interrupts)

11
Pipielining- Instructions Executed in Parallel

10 machine cycles

5 machine cyles
Increased speed of processing
12
 Issues with pipelining
• In branch instruction, the fetched next instruction will be discarded

• By Prediction of branch instructions , these issues are resolved in intel Processors

13
 Memory Bank of microprocessor
• 16 bit data bus, so it can deal with 16 bits of data in 1 machine cycle
• Memory can store 8 bit of information(1 byte)
• Two memory locations are required to store 16 bit information.
• If both memory locations are there in same memory, it cannot be processed by the
processor
• So we bisect memory into two memory banks
• So 2 bytes of data transfer will be possible.
• Memory is divided into even address bank and odd address bank
• For any 16 bit operation, even memory bank provides the lower byte and the odd
memory bank provides the higher byte. We should always write pgm in such a way
that even memory bank stores lower byte location
• 2 bytes of data- lower byte stored first and then higher byte(little endian) – All Intel
Processors
• Motorola- Big Endian 14
00000H to FFFFFH ; FFFFFH = 1111 1111 1111 1111 1111

15
v

16
8086 Architecture
6 byte pre fetch
queue

17
Bus Interface Unit

18
 Bus Interface Unit

Slide 20

19
20