Scribd
Upload
42 views2 pages

ADE Practical 4 - Universal NAND Gate.

The practical aims to verify and realize basic logic gates using Universal NAND Gates. It includes the implementation of NOT, AND, OR, NOR, and Ex-OR gates with corresponding truth tables. The results confirm that basic logic gates can be successfully constructed and verified using the Universal NAND gate setup.

Uploaded by

AKHIL JAISWAL
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
42 views2 pages

ADE Practical 4 - Universal NAND Gate.

The practical aims to verify and realize basic logic gates using Universal NAND Gates. It includes the implementation of NOT, AND, OR, NOR, and Ex-OR gates with corresponding truth tables. The results confirm that basic logic gates can be successfully constructed and verified using the Universal NAND gate setup.

Uploaded by

AKHIL JAISWAL
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 2

HVPM’s College of Engineering & Technology

Department of Computer Science & Engineering


3rd Sem/2nd Year
Analog & Digital Electronics Lab (Practical)
Practical 4- Realize Basic logic gates using Universal NAND Gates.

Aim:- To verify and realize basic logic gates using Universal NAND Gates.

Toolkit Used:-

1) Universal NAND Gate Digital trainer kit with input power supply.
2) +5V DC Power Supply Adapter.
3) Patch cords.

Theory:- Implementation using NAND gate:

(a) NOT gate: 𝑌 = 𝐴'


A Y
0 1
1 0

(b) AND gate: 𝑌=𝐴·𝐵


A B Y
0 0 0
0 1 0
1 0 0
1 1 1

(c) OR gate: 𝑌=𝐴+𝐵

A B Y
0 0 0
0 1 1
1 0 1
1 1 1

(d) NOR gate: 𝑌 = (𝐴 + 𝐵)′

A B Y
0 0 1
0 1 0
1 0 0
1 1 0
(e) Ex-OR gate: 𝑌 = 𝐴 Ꚛ

A B Y
0 0 0
0 1 1
1 0 1
1 1 0

Connections:-

1. Connect +5V input power supply using adapter to trainer kit.


2. Connections are made as per the circuit diagram.
3. By applying 0 or 1 input for A & B from input section, the outputs are observed
respectively and the operation is verified with the help of truth table.
4. Observe the output for different input combination as shown in truth table
5. Verify Truth Table on Table.

Results: Basic logic gates are verified using Universal NAND Gates.

HVPM COET

You might also like