0% found this document useful (0 votes)
25 views1 page

Lab Performance Report#4

The document outlines the requirements for Lab Performance Report #4, which involves designing an XNOR gate with specified parameters and performing various analyses, including transient analysis, propagation delay, and power consumption. Students must submit a report with a title page and screenshots of their work, ensuring that their submissions are unique to avoid penalties. The report must be submitted in both printed form and MS-Word format on Google Class.

Uploaded by

Hasham Sohail
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
25 views1 page

Lab Performance Report#4

The document outlines the requirements for Lab Performance Report #4, which involves designing an XNOR gate with specified parameters and performing various analyses, including transient analysis, propagation delay, and power consumption. Students must submit a report with a title page and screenshots of their work, ensuring that their submissions are unique to avoid penalties. The report must be submitted in both printed form and MS-Word format on Google Class.

Uploaded by

Hasham Sohail
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

Lab Performance Report#4

[CLO1, 2, 3]
• Task#1: Design an XNOR Gate as in Figure below for a load capacitance of 1pF and VDD=3V Select
Pulse A and Pulse B inputs of your own choice (T>500ns for both inputs; make sure that each of t r
and tf should be 5ns.). Both inputs should be dissimilar.

• Perform following analysis for XNOR Gate

• Analysis#1: Perform the transient analysis of your schematic for 3 Time Periods duration of Pulse A
or B; i.e. whichever has larger time period. Vary the PMOS and NMOS transistor sizes till you get a
symmetric output waveform. (Note: symmetric means tplh = tphl)

• Analysis#2: Analyze and find Average Propagation Delay through waveforms. Calculate the
propagation delay via “.meas” commands. Compare both results for tplh, tphl and tp

• Analysis#3: Analyze and find Average Power drawn from VDD through waveform. Now calculate
the same via “.meas” command as well. Give your remarks about the power dissipation of this
circuit.

• Submit a report in both “Printed Form” within class and “MS-Word format” in Google Class
whose structure should be:

• Title Page

• Screenshot of above tasks and analysis i.e. schematic, waveforms and analysis. Each task
should be arranged as schematic on top, and then its waveform below it.

• Instructions: There is no unique solution to this assignment. All submissions should be different like
wiring of your schematic and selection of pulse waveform and other parameters”. Zero marks will
be awarded for exact copies, so avoid sharing your assignments with friends.

You might also like