Scribd
Upload
15 views20 pages

Lect 1 (Introduction)

Uploaded by

f20220787
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
15 views20 pages

Lect 1 (Introduction)

Uploaded by

f20220787
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 20

BITS Pilani

Pilani Campus

EEE/CS/ECE/INSTR F241 Microprocessor Programming & Interfacing


Lect-1
Prof. Meetha.V.Shenoy
Team of Instructors

Prof. Meetha V Shenoy (IC)


Prof. Vinay Chamola

MPI@Meetha V Shenoy
Tutorial Instructors

• Prof. GSS Chalapathi,


• Prof. Satyendra Kumar Mourya,
• Prof. Neeraj Mishra,
• Prof. Tejasvi Alladi,
• Mr.Naga Siva Sai Reddy,
• Mr.Balamurugan,
• Mr.Anubhav Elhence,
• Ms. Jyoti Pandey

MPI@Meetha V Shenoy
General Purpose Computers/ Embedded Systems &
Microprocessors

In today’s world, we have Embedded Systems all around us. Almost all modern electronic systems
can be considered as Embedded Systems.

MPI@Meetha V Shenoy
Microprocessor Vs Microcontroller

Instruction
Memory I/O Instruction
Memory I/O

Microprocessor Microprocessor
Data Memory
I/O Data Memory
I/O

Timers Timers

MPI@Meetha V Shenoy
Von-Neumann/ Princeton Memory architecture

MPI@Meetha V Shenoy
Harvard Memory architecture

MPI@Meetha V Shenoy
Registers
• Assembly level Instruction

ADD R1, R2, R3

Registers can be 8-bit/16-bit/32-bit/64-bit etc.

MPI@Meetha V Shenoy
• What do you understand by the term
8-bit, 16-bit , 32 or 64 bit processor?

Size of the ALU

MPI@Meetha V Shenoy
Microcontroller Vs SOC

BCM2385,
Raspberry Pi 3

MPI@Meetha V Shenoy
OMAP 4430- SOC

MPI@Meetha V Shenoy
Complex Instruction Set Computer
CISC Vs RISC Reduced Instruction Set Computer

c=a x b

CISC
• MUL C, A, B
RISC
• LOAD R1,A
• LOAD R2, B
• MUL R1, R1,R2
• STORE R1, C

MPI@Meetha V Shenoy
CISC Vs RISC

MPI@Meetha V Shenoy
Module 1

MPI@Meetha V Shenoy
BITS Pilani, Pilani Campus
Microprocessor

Instruction
Memory I/O

Microprocessor

Data Memory
I/O

Timing, RTC

MPI@Meetha V Shenoy
Module 2

MPI@Meetha V Shenoy
BITS Pilani, Pilani Campus
Motherboard

MPI@Meetha V Shenoy
Module 3

MPI@Meetha V Shenoy
Evaluation Scheme

Lab (regular): 2 marks for each lab. 1 mark for attendance, 1 for right answers, Best 7 will be
taken of 9 labs
Tutorial exams: Best 8 will be taken of 10 tuts

MPI@Meetha V Shenoy
Thank You

MPI@Meetha V Shenoy

You might also like