Scribd
Upload
216 views4 pages

BCSIT 2 Digital System

Uploaded by

safalbhattrai2062
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
216 views4 pages

BCSIT 2 Digital System

Uploaded by

safalbhattrai2062
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 4

POKHARA COLLEGE OF MANAGEMENT

Affiliated to Pokhara University


GYAN MARG, NADIPUR, POKHARA-3
Level: Bachelor Term End Internal Exam Year : Spring-2024
Program: BCSIT Full Mark: 100
Semester: 2nd Pass Mark: 45
Course: Digital System (CMP:174) Time: 3hrs
Candidates are required to give their answers in their own words as far as
practicable. The figures in the margin indicate full marks.
Group A:

Very Short Answer Questions 2*10=20


1. Draw the block diagram of a combinational and sequential
circuit.

2. If there are 256 outputs in Demultiplexer, find a number of


selection lines and input line.

3. Find the equivalents gray code of decimal 12.

4. What is a processor unit?

5. Draw the block diagram of 3-bit Synchronous Counter using J-


K flip flop.

6. What is a multiplexer circuit?

7. What is an Excitation table? Write down the excitation table for


T flip- flop.

8. How many flip-flops are required to design a counter that has


64 unique states?

1
9. What is an accumulator?

10. What are the drawbacks of RS flip flop?

Group B:

Short Answer Questions 5*10=50


11. a. State and verify De Morgan’s Theorems for three variables.

b. Convert the decimal number 61 to its equivalent


Binary, Octal & BCD number.
12. What do you mean by Ripple counter? Design an
asynchronous counter for sequence: 0 →

1 → 2 → 4 →6 → 7 → 0, using T flip-flop.
13. a. Define decoder. Construct a 3 x 8 decoder and explain the
working.

b. Describe how 2 half adders can be used to design a


Full adder.
14. a. Define a flip flop. Draw the circuit for Master & Slave
configuration of J-K flip flop.

b. Perform 2’s complement subtraction method to


subtract

i. decimal number 65 from 76

ii. binary number 10111 from 11001


15. Write short notes:
a. Shift Register
b. Status Register and its function.
c. SOP & POS
d. Universal gates
16. a. Simplify the following Boolean expression
F(A, B, C) = A’B + BC’ + BC + AB’C’
2
b. What is the output for each of the circuits?

Group C:

Long answer questions 3*10=30


17. What do you mean by ALU? Draw the circuit diagram of 4-bit
ALU and describe the working mechanism.
18. What do you mean by the PLDs? Design a PROM circuit to
store the following data:
e. 0100
f. 1100
g. 1010
h. 1111
19. Realize the following function using required NAND or NOR gates.
F (a, b, c, d) = ∑ m (0, 2, 3, 7, 8, 9, 10, 11) + ∑d(1, 15)
20. Design a circuit that converts a binary number to its equivalent
BCD number stating detail procedures.

3
4

You might also like