0% found this document useful (0 votes)
37 views3 pages

DSD Syllabus

Uploaded by

PAURNIMA
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
37 views3 pages

DSD Syllabus

Uploaded by

PAURNIMA
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

SIES Graduate School of Technologv (Autonomous)

NAAC
Department of First-Year Engineering
Bachelor of Engineering
Course Course Name Credits Assigned
Code Teaching Scheme
(Hrs.) Total
Practical Tutorial
FEL203 Theory Practical Tutorial Theory 01
Digital System 02 01
Design Lab

Course Course Examination Scheme


Code Name ESEP Total
Theory Marks CIAP
Course Assessment ESE
ISE MSE
50
FEL203 DigitalSystem 25 25
Design Lab

Pre-requisite:
1. Knowledge of Basic Electrical &Electronics Engineering (FEC103).
Lab Objectives:
1. To verify the truth table of various logic gates using ICs.
2. To simplify Boolean algebraic expressions using Boolean laws.
3. To realize logic gates using universal gates.
4. Toimplement digitalcircuits for various arithmetic operations, logical functions, and code con
versions.
5. To design and simulate combinational logic circuits.
6. To design and simulate sequential logic circuits.
Lab Outcomes:
After successful completion of the course, students will be able to:
1. Verify truth tables for various logic gates using ICs.
universal logic gates.
2. Realize logic expressions using basic anduniversal
using gates.
3. Construct and validate logic gates logical func
4. Design and implement digital circuits for performing various arithmetic operations,
tions, and code conversions.
5. Design and simulate combinational logic circuits using appropriate tools and techniques.
effectively.
Design and simulate sequential logic circuits

Suggested List ofExperiments:


Sr.
Title of Experiments
No. ICs.
1 To verify the truth table of various logic gates using
form
Toimplement Boolean function in SOP and POS
2 gates.
3 To realize the gates using universal
Implement digital circuits to performn Binary to Gray and Gray to Binary operations.
adder.
5 Torealize half adder and full
Design and implement BCD adder using 4-bit Binary Adder IC-7483.
6
7 To implement logIc operation using MUX/Demux.
8
Design and implement 2-bit Comparator.
9 Study of flip flop IC.
10
Clin-flop conversions JK to D, JK to T and Dto TFF
Design and implement Up/Down counter.
12
Design and implement shift register using flip flop.
13
Verify encoder and decoder operations.

64
Cadoates
chonto SIES Graduate School of Technology (AutonomoUs)
Thnolog (A
FYchn
SIPTH LDUCATIoN
MACA4
Departnment of First-Ycar Engincering
Bachelor of Enginecring
Course Name Credits Assigned
Course Teaching Scheme
Code (Hrs.)
Tutorial Total
Theory Practical Tutorial Theory Practical
03
FEC204 Digital System 03 03
Design

Course Course Name Examination Scheme


Code ESEP Total
Theory Marks CIAP
Course ESES
Assessment
ISE MSE
100
EC204 Digital System Design 20 20 60

Course Objectives:
1. To understand number system representations and their inter-conversions utilized in digital electronic
circuits.
2. To understand Boolean algebra, its simplification techniques, and the design of logic circuits using
basic and universal gates.
combinational logic
3. To evaluate digital logic processes and implement logical operations using
circuits.
4. To analyze, design and implement logical operations using sequential logic circuits.
practical sequential circuits.
5. To apply Moore and Mealy state machine concepts and designdevices.
6. To understand memory types andprogrammable logic
Course Outcomes:
able to:
After successful completion of the course, students will be arithmetic and coding
1. Explain digital systems, perform umber system conversions, and apply binary
techniques. various logic gates, including NAND
2. Simplify Boolean expressions and design logic circuits using
and NOR.
combinational logic circuits.
3. Analyze Boolean expressions and design counters, shift registers, and sequential logic circuits.
4. Design and implement various flip-flops, and design functional sequential circuits.
5. Differentiate between state machine types logic devices.
6. Distinguish memories and programmable
Topics Hrs.
Module Unit
No. No. 06
1.0 Introduction to Digital Systems
Introduction: Overview of Digital Systems, Importance in modern
1.1 analog and digital
technology, Analog vs. Digital Systems, Examples of
systemns. Decimal, Hexadecimal
1,2 Fundamental Concepts and Logic: Binary, Octal, Arithmetic operations.
Number Systems, their inter-conversion, Binary
ASCII.
Codes: Grey, BCD, Excess-3, 05
Boolean Algebra
2.0 Logic Gates and Gates (AND, OR, NOT NAND
2.1 Logic Gates: Basic Logic and UniversalNAND and NOR pates
using
NOR, XOR, XNOR), Realization
Boolean Algebra: Boolean Algebra Rules and Simplification Techniaues
2.2
De Morgan's Theorem.
54
School of Technology (Autonomous)
SIES Graduate Engineering
Department of First-Year
Crsdeate Schonl
Tchnolegt
Bachelor of Engineering
TESI1EDECATIO 10
A

Combinational Logic of Products (SOP) and Products


3.0 Minimization: Sum variables).
3.0 3.1 Boolean Expression
minimization with Karnaugh Map (up to four
Subtractor, Full
of Sum (POS), Half adder. Full adder, Half Comparator (2
3.2 Arithmetic Circuits: Demultiplexer, Decoder, Encoder,
Subtractor, Multiplexer, 10

bit). Conversion of
Sequential Logic T&Dflip flops,
4.0 Master-slave flip flops,
4.1 Flip flops: SR, JK, counters with
flip flops. Asynchronous and Synchronous
Introduction to Shift
4.2 Counters and Registers:Up/Down, BCD Counter,
diagram,
State transition 04
Registers. circuits, Clocked
Seguential Logic Design
Moore and Mealy
5.0 Introduction: Introduction
to techniques (inspection,
5.1 State reduction
analysis,
synchronous state machine method) and state
assignment.
implication chart detector, Clocked
partition and Sequential circuit: Sequence
5.2 Application of design. Programmable Logic Devices
04

synchronous state machine


Memories and SRAM,
Different Types of Characteristics of memory,
6.0 Classification and memories.
6.1 Memory Types: EPROM and Flash Devices (PLD),
PROM, Programmable Logic Logic (PAL).
DRAM, ROM, PLD: Array
(PLA), Programmable
Introduction to 39
6.2 Array
Programmable Logic Total

McGraw-Hill Publication, 4h Edition.


Education.
'extbooks: "Modern Digital Electronic", And Practices", Pearson
1. R.P. Jain, Design Principles PHÊ.
John F. Wakerly, "Digital Logic and Computer Design",
2. Mano, Digital
3rd Edition.
3. M. Morris McGraw-HillPublication,Edition (2016).
Electronics",
Reference books:
Digital computer Circuits", PHI, Fourth 2006
1. Malvino, Kumar, "Fundamentals of Digital Yarbrough, Thomson Publications,
John M.
2. A. Anand Applications and Design -
3. Digital Logic
Jnline References: Chattopadhyay (|1T
Kharagpur):
By Prof. Santanu
Course: Digital Circuits ee70/preview
1 https://swayam.gov.in/ndl noc20
https://www.coursera.org/learn/digital-systems
https://www.udemy.com/share/104ruW/
2.
3.
ctc. of
Quiz/ Prescntation/ Class Test/ Case study
Course AssesSment: Assignmcnt/
of these forms -
conducted in any
ISE: To be
examination for 20 marks (on
40% - 50% syllabus)
20 marks. conducted as written
MSE:
End To be Examination:
Semester scaled to 60.
3 hours are of 80 marks and
S ESE of duration marks.
comprise of 6 questions, cach carrying 20
1Ouestion paper will of 4 questions.
need to solve a total based on entire syllabus.
2 The students be compulsory and selected from all the modulcs
3 Ouestion No.1 will
will be
Remaining questions (Q.2 to Q.6)
A 55

You might also like