Scribd
Upload
68 views13 pages

Cmos TTL Interfacing

Xugxici ycycc

Uploaded by

bhavyasreeasparvanendu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
68 views13 pages

Cmos TTL Interfacing

Xugxici ycycc

Uploaded by

bhavyasreeasparvanendu
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 13

CMOS/TTL Interfacing

BY
Akash jivani (13MECE24)
Guideed By :- Prof. Ruchi Gajjar

1
CMOS Inverter

 complementary metal-oxide semiconductor logic based on metal-


oxide-semiconductor field effect transistors (MOSFETs)

Interfacing 2
TTL(transistor-transistor logic )

 Bipolar transistor

Interfacing 3
Transistor as a Switch

 We can control Ic current by voltage on B

Interfacing 4
TTL Voltages

Interfacing 5
Interfacing

 characteristics of each family for different parts of the system


is different
 There are several factors to consider in TTL/CMOS interfacing

 noise margin
 Fanout
 capacitive loading

 CMOS consumes very little power, has excellent noise immunity,


and is used with a wide range of voltages.
 TTL can drive more current and uses more power than CMOS

Interfacing 6
Voltage/Digital Abstraction

 “Ideal” device: CMOS inverter


 Input/Output Voltage Designations
• VOL – the logic LOW output voltage.
• VOH – the logic HIGH output voltage.
• VIL – the logic LOW input voltage.
• VIH – the logic HIGH input voltage

 Noise margin :
• A certain amount of tolerance is built
into digital devices to tolerate noise.
• Noise margin is required for both
LOW and HIGH inputs

Interfacing 7
Fanout

 The number of gates that a logic gate is capable of driving


without possible logic error.
 Limited by the maximum current a gate can supply in a given logic
state versus the current requirements of the load.
 Driving gate is the gate whose output supplies current to the
inputs of other gates.
 Load gate is a gate whose input current is supplied by the output
of another gate.

8
TTL/CMOS Transfer Characteristics

Interfacing 9
CMOS/TTL Interfacing

• CMOS gate driving N TTL gates

VOH (CMOS) ≥ VIH (TTL)


VOL (CMOS) ≤ VIL (TTL)
–IOH (CMOS) ≥ NIIH (TTL)
IOL (CMOS) ≥ –NIIL (TTL)

CMOS TTL

Interfacing 10
TTL/CMOS Interfacing

 HCT/ACT directly compatible with TTL

TTL can’t drive HC or VHC directly.


VOH (TTL) ≥ VIH (CMOS)
VOL (TTL) ≤VIL (CMOS)
–IOH (TTL) ≥ NIIH (CMOS)
IOL (TTL) ≥ –NIIL (CMOS)

VDD
TTL CMOS TTL RP CMOS

Interfacing 11
References

 R. P. jain “Digital Logic Families” by tata McGraw Hill 4th edition,


Ch.4 Page no. 105-126

Interfacing 12
Thank you

Interfacing 13

You might also like