Scribd
Upload
9 views3 pages

EEEN 103 Lab Manual 2

Uploaded by

melekyilmaz5322
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
9 views3 pages

EEEN 103 Lab Manual 2

Uploaded by

melekyilmaz5322
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

EEEN 222 DIGITAL SYSTEMS DESIGN

EXPERIMENT 2: COMBINATIONAL LOGIC CIRCUITS

EXPERIMENT OBJECTIVES

In this experiment, you are supposed to design combinational logic circuits for given
purposes. You should do some pre-lab work and answer pre-lab questions. All of your
work will be evaluated for your lab grade and any kind of plagiarism will be
punished.

NECESSARY LAB EQUIPMENT

Mother Board
Cables
Multimeter
Board (y-0016 1-D)

PRE-LAB QUESTIONS

1- What are the necessary operations to define a Boolean system?


2- Which logic gates are capable of realizing all necessary Boolean operations?
3- Why do we use Karnaugh Map and Quine-McCluskey tabulation method?
4- What is the reason of using binary system in computers? In other words,
explain why computers do not work with other representations such as ternary
or decimal
EXPERIMENT 2.1 PRIME NUMBER INDICATOR

In this experiment we are going to design a system that detects prime numbers from 2
to 14 (including 14). The system that you design should have 4 inputs and one output.
The 4 input corresponds to binary representation of numbers from 0 to 15 and the
output should give 1 when the input is prime and 0 in other case.

PRE-LAB WORK
1- Write the truth table of the desired system.
2- Are there any don’t care conditions
3- Optimize this system by using any methods (Karnaugh map or Quine-
McCluskey tabulation method).
4- Check your optimized solution whether it satisfies the desired problem.
5- Represent this system by using basic logic gates (AND, OR, NOT).
6- Represent this system by using
a) only NOR gates,
b) only NAND gates.

EXPERIMENTAL WORK
1. Implement the optimized circuit obtained in Step 2 by using logic gates as a
combinational logic circuit.
2. Check your circuit whether it gives correct outputs or not.
EXPERIMENT 2.2 EVEN PARITY BIT GENERATOR

In communication, parity bit concept is frequently used for detecting error in a


message. In that experiment we are going to design even parity generator which is
briefly explained as follows:
Assume that you are sending a message that has 4 bits, for checking whether there is
an error or not, you can use even parity bit in addition to these 4 bits. The even parity
bit basically tries to make even number of 1s in a message. In particular, if the
message is 0111 (number of 1 is three (odd)) then our parity bit should be 1 in order
to obtain even number of ones. Similarly if the message is 1111 which includes even
number of bits, then our parity bit should be 0.

Example: EVEN PARITY BIT


MESSAGE PARITY
0111 1
1111 0

PRE-LAB WORK
1- Consider a system which has 4 bit inputs and a single bit output. The input
corresponds to a message and output corresponds to even parity bit.
2- Write the truth table of the desired system.
3- Optimize this system by using any methods (Karnaugh map or Quine-
McCluskey tabulation method).
4- Check your optimized solution whether it satisfies the desired problem or not.
5- Represent this system by using basic logic gates (AND, OR, NOT).
6- Represent this system by using
a) only NOR gates,
b) only NAND gates.

EXPERIMENTAL WORK
1. Implement the optimized circuit obtained in Step 2 by using logic gates as a
combinational logic circuit.
2. Check your circuit whether it gives correct outputs or not.

POST-LAB QUESTIONS
1. If you were supposed to design odd bit parity, what would you do? Can you
design it easily by modifying your even bit parity circuit?
2. Consider a system that gives the number of digits of a number varying from 0
to 100. If you have to design it by using combinational logic gates;
a) How many input and output do you need?
b) How can you optimize it?
c) Can we use don’t Care conditions? If yes, how many don’t care terms are
there? If not explain why?
d) If you have right to remove one number from desired system (for
instance you can remove zero and system will find the digits from 1 to 100
or you can remove 18 and system finds the digits of numbers between 0 to
100 except 18), which number will you remove for obtaining a less
complex circuit and why?

You might also like