0% found this document useful (0 votes)
24 views3 pages

Drivers Manual Rev0420

Uploaded by

4tkgyd8wmy
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
24 views3 pages

Drivers Manual Rev0420

Uploaded by

4tkgyd8wmy
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

BOSTON UNIVERSITY

COLLEGE OF ENGINEERING
Department of Electrical and Computer Engineering

EC410 – Introduction to Electronics


Fall Semester 2014

Section A1 Dis. Lab


Instructor Prof. M. Lee Haiding Sun (haiding@bu)Haiding Sun/UTF
Time M/W 2-4 PM B1 TR 9-10 am PHO 201 C1 F 9-11 am
Classroom PHO 210 B2 W 4-5 pm PSY B51 C2 TR 10-12 am
Office Hours M/W 4-5 PM B3 W 12-1 pm COM 210 C3 F 12-2 pm
Office Loc PHO 418 F 8-9 am, 11-12, PHO 833 C4 Tue 6-8 pm

GTF Office Hours:


Haiding Sun: PHO 833, Friday, 8-9 am and 11-12.

Course Description:
Discussion of 2-terminal and 3-terminal non-linear and active devices; power supply circuits;
simple linear amplifier circuits including biasing, incremental analysis, large-signal analysis, and
frequency response; introduction to digital circuits. (4 credits)

Prerequisite: ENG EK307

Text: M. Horenstein, Microelectronic Circuits and Devices, 2nd edition, Prentice-Hall, 1996
Lab Manuel: See www.bu.edu/eng/ec410

References:
1. Jaeger and Blalock, Microelectronic Circuit Design, McGraw-Hill, 2003
2. Attia, PSPICE and MATLAB for Electronics, CRC Press, 2002

Course Content:
EC410 includes a coordinated set of lectures, labs, homework, and exams to provide students
with an introduction to electronics and circuit design. Lab sessions meet weekly in PHO105
where students will perform a variety of introductory circuit experiments using components
and a breadboard (previously purchased in kit form for EK307). Each lab session will be
conducted by GTF assigned to the course. Students will also be assigned weekly discussion
times with a GTF to discuss the course material and ask questions on the homework. The
course will contain two mid-terms and a final exam.

Grading: Mid-term Exam I 20%


Mid-term Exam II 20%
Labs 15%
Homework 15%
Final Exam 30%
Schedule of Lectures and Exams:

Dates Topic Description Text Material


9/3 Course intro, linear ckts review, KVL, KCL, superposition 1.1 – 1.5
9/8 Thevenin Eq ckts, current & voltage divider, RC/RL ckts, 1.6 – 1.9
9/10 Transformers, Op-Amps ckts., Phasors/AC steady-state notes
9/15 Non-linear ckts, graphical method, PN junction diode 3.1 – 3.3.2
9/17 PN diode circuits; Zener, tunnel, varactor, & Schottky diodes 3.3.3 – 3.3.9
9/22 Graphical methods, iterative solution, piece-wise linear modeling 3.4 – 3.6
9/24 Diode circuits: clipping, limiting 4.1 – 4.2
9/29 Rectifier circuits: half-wave rectifier, bridge rectifier 4.3 – 4.4.2
10/1 Power supply circuits, voltage regulator, detector circuit 4.4.3 – 4.4.5
10/6 Precision rectifiers, FET Devices, load line, NMOS depletion mode 4.5, 5.1 – 5.2.3
10/8 Body effect, transconductance, PMOS 5.2.4, 5.2.5, 5.2.7, 5.2.8
10/10 Mid-Term Exam I, Friday, 6-8 PM
10/14 Bipolar junction transistors 5.3
10/15 Drain and collector resistance, Early Voltage 5.4
10/20 Photonic devices, temperature dependence, power limitations 5.5 – 5.7
10/22 Transistor Circuits - inverters (common emitter, common source) 6.1
10/27 Transistor Circuits – voltage follower (emitter flwr, source flwr) 6.2
10/29 Transistor Circuits – current follower (gnd’ed base, gnd’ed gate) 6.3
11/3 Basic analog amplifier circuits: voltage gain, power gain 7.1 – 7.2
11/5 Biasing MOSFET amplifiers, BJT small-signal models 7.3
11/10 BJT and MOSFET small-signal models, Review 7.4
11/12 Two-port representation, Frequency response, circuit capacitance 7.5, 9.1
11/14 Mid-Term Exam II, Friday, 6-8 PM
11/17 Sinusoidal steady-state response, Bode plot, Review 9.2
11/19 Capacitors affecting high/low freq response, dominant pole 9.3.1 – 9.3.2
11/24 Transverse capacitance, Miller’s Theorem 9.3.3 – 9.3.4
11/26 No class (Thanksgiving recess)
12/1 High freq poles with feedback, Freq response with bypass capacitor 9.3.5 – 9.3.6
12/3 Digital circuits: logic levels, noise margin, delay, 6.4, 14.1
12/8 CMOS family, NMOS logic family 14.2, 14.3
12/10 Review Session for final exam
TBA Final Exam

Lab Schedule (see www.bu.edu/eng/courses/ec410)

9/1 No Lab

9/8 Intro to Equipment, Pspice (see www.bu.edu/eng/courses/ec410)

9/15 Diode V-I Characteristics

9/22 Diode Circuits


9/29 Power Supplies

10/ 6 I-V Characteristic of BJT

10/13 Make Up Week

10/20 I-V Characteristic of MOSFET

10/29 MOSFET Inverter

11/3 MOSFET Amplifier

11/10 Frequency Response

11/17

11/24 No Lab

12/1 Make up sessions

Rules for the SC410 Laboratory:


A bound 8½ x 11 lab notebook should be used to record all relevant data in it. Do not use
loose-leaf data sheets in the lab. Each lab will need to be signed off by a EC410 GTF.

Course Policies:
1. Lectures – Attendance in class is considered essential and required.
2. Exams – Absence from an exam can be excused only for reasons of illness, or
unavoidable travel. In each case, permission of the instructor in advance is required,
as well as a written authorization by a physician (in the case of illness) or other
appropriate authorized signature.
3. Homework – Late homework will not be accepted.
4. Labs – Late lab reports will not be accepted.

You might also like