0% found this document useful (0 votes)
14 views1 page

Sheet 07

sheet

Uploaded by

hamoaakk
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
14 views1 page

Sheet 07

sheet

Uploaded by

hamoaakk
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 1

Ain Shams University, Faculty of Engineering,

ASU-ICHEP
CSE121: Introduction to Logic Design
Sheet #07: Combinational Logic Circuits (Continue)

This sheet is the problem set of the course textbook (chapter 04 - Digital Design by M. Mano).

1- For a binary multiplier that multiplies two unsigned four-bit numbers, Using AND gates and
4-bit binary adders, design the circuit.
2- Design a combinational circuit that compares two 4-bit numbers to check if they are equal.
The circuit output is equal to 1 if the two numbers are equal and 0 otherwise.
3- Draw the logic diagram of a 2-to-4-line decoder using (a) NOR gates only and (b) NAND gates
only. Include an enable input.
4- Construct a 5-to-32-line decoder with four 3-to-8-line decoders with enable and a 2-to-4-line
decoder. Use block diagrams for the components.
5- Construct a 4-to-16-line decoder with five 2-to-4-line decoders with enable.
6- Using a decoder and external gates, design the combinational circuit defined by the following
three Boolean functions:

7- Construct a 16X1 multiplexer with two 8X1 and one 2X1 multiplexers. Use block diagrams.
8- Implement the following Boolean function with a multiplexer:-

9- Implement a full adder with two 4X1 multiplexers.


10- Implement the following Boolean function with a 4X1 multiplexer and external gates.

Connect inputs A and B to the selection lines. The input requirements for the four data lines will be a function of variables C and
D. These values are obtained by expressing F as a function of C and D for each of the four cases when AB = 00, 01, 10, and 11.
These functions may have to be implemented with external gates.
----------------------------------------------------------------------------

Page 1/1

You might also like