Scribd
Upload
576 views3 pages

Vlsi Physical Design

DEAR STUDENTS, WE ARE PROVIDING PROFESSIONAL COURSES IN VLSI AND EMBEDDED SYSTEMS.FOR DETAILS CONTACT:9705648484,9491735681

Uploaded by

Mahesh Kanike
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
576 views3 pages

Vlsi Physical Design

DEAR STUDENTS, WE ARE PROVIDING PROFESSIONAL COURSES IN VLSI AND EMBEDDED SYSTEMS.FOR DETAILS CONTACT:9705648484,9491735681

Uploaded by

Mahesh Kanike
Copyright
© Attribution Non-Commercial (BY-NC)
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOC, PDF, TXT or read online on Scribd
You are on page 1/ 3

Mind LinksPvt.

Ltd

VLSI COURSE PHYSICAL DESIGN


CONTACT: Ph.9059675700

Dear Student, 1) Orientation program for 2 hours covering basic VLSI design flow, various applications involving chip design, how the course will be useful for getting jobs, higher education (MS/M.Tech), career and knowledge growth in professions such as VLSI engineer, university lecturer/professor.

PROGRAM DETAILS:
The program covers classes taken by industry experts and exercises carefully monitored by experts. Program will also cover in detail FPGA flow from RTL coding till board bring up. Total program Duration: 3 months

CONTENTS IN BRIEF:Architecture Specifications : Area, Power, Timing, Functionality, PVT .

RTL Coding:

VHDL concepts, Verilog concepts, Interview questions, RTL Guidelines for effective coding and synthesis. Standard design constraints, Netlist Generation. Scan insertion, Controllability and Observability. Techniques, Hard macro Placement, Thermal and Mechanical Effects Power routing. Clock Buffering,
FOR DETAILS CONTACT:9059675700

Synthesis:

DFT:

FloorPlanning :

PowerPlanning: Clock Tree Synthesis:

Clock skew and Clock latency. Timing Optimizations: Cloning, Buffering, Switching to higher metal layers, Removing un-used logic, constant propagation. Interconnects, Cross talk delay and cross-talk noise. Layout Vs Schematic and Design Rule Checks, Advanced DRC routing rules for deep sub-micron technology nodes like 45nm and 28nm. Automatic Test Pattern Generation Asynchronous path checks, Test benches for important Complex functional and timing checks. Setup and Hold Analysis, False and Multi-Cycle paths, On Chip Variation, Statistical Static Timing Analysis.

Routing: LVS/DRC:

ATPG : Gate-Level Simulation :

Static Timing Analysis:

GDSII generation :

Understanding fab requirements, various fabrication units. Low power VLSI covering various industry standard low power techniques targeted for leakage and dynamic power optimization. Mulit-mode Multi-corner timing analysis and optimization. Design For Yield and Manufacturability (DFM and DFY).

FOR DETAILS CONTACT:9059675700

You might also like