Scribd
Upload
26 views4 pages

DELD - Experiment 1 2024

Uploaded by

Himanshu Rao
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
26 views4 pages

DELD - Experiment 1 2024

Uploaded by

Himanshu Rao
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 4

DEPARTMENT OF COMPUTER SCIENCE & ENGG.

(DATA SCIENCE)
BHILAI INSTITUTE OF TECHNOLOGY, DURG (C.G.)
DIGITAL ELECTRONICS LAB MANNUAL
EXPERIMENT 1

Aim: Design the circuit and verify Truth Table of Logic Gates: AND, OR, NOT, NAND, NOR, EX-OR &
EX-NOR using Trainer kit.

Objective: To learn the basic concepts of digital electronics.


To learn various types of Gates and verify the Truth Table.

Introduction
A logic gate has one output terminal and one or more input terminals. Logic gates are electronic
devices that perform logical operations on one or more binary inputs and produce a single binary
output based on specific logic rules.

Components Required:
1. Digital Trainer Kit,
2. Connecting Wires,
3. IC Types 7400 Quadruple 2-input NAND Gates,
4. IC-type 7402 Quadruple 2 input NOR Gates,
5. IC Type Hex Inverters,
6. IC Type 7408 Quadruple 2-input AND gates,
7. IC 7432 Quadruple 2-input OR gates,
8. IC Type 7486 Quadruple 2-input EX-OR gate,
9. IC Type 74266Quadruple 2- input EX-NOR gate.

Theory:

1) AND gate
The output of AND gate is 1 when all inputs are 1 and output is 0 when any of the inputs are 0.

A B A∙B Observed
Output
0 0 0
0 1 0
1 0 0
1 1 1

IC Type 7408 Quadruple 2-input AND gates,


DEPARTMENT OF COMPUTER SCIENCE & ENGG.(DATA SCIENCE)
BHILAI INSTITUTE OF TECHNOLOGY, DURG (C.G.)
DIGITAL ELECTRONICS LAB MANNUAL
EXPERIMENT 1

2) OR gate
The output of OR gate is 1 when at least one input is 1 and output is 0 when all inputs are 0.

A B A+B Observed
Output
0 0 0
0 1 1
1 0 1
1 1 1

IC 7432 Quadruple 2-input OR gates,

3) NOT gate
The output of NOT gate is 1 when input is 0 and output is 0 when input is 1.

A A' =𝑨𝑨 Observed


Output
0 1
1 0

IC Type Hex Inverters,

4) NAND gate
The output of NAND gate is 1 when at least one of the inputs is 0 and output is 0 when all
inputs are 1.

A B (A ∙ B)’ Observed
Output
0 0 1
0 1 1
1 0 1
1 1 0
IC Types 7400 Quadruple 2-input NAND Gates,
DEPARTMENT OF COMPUTER SCIENCE & ENGG.(DATA SCIENCE)
BHILAI INSTITUTE OF TECHNOLOGY, DURG (C.G.)
DIGITAL ELECTRONICS LAB MANNUAL
EXPERIMENT 1

5) NOR gate
The output of NOR gate is 1 when all inputs are 0 and output is 0 when at least one the input
is 1.

A B (A + B)’ Observed
Output
0 0 1
0 1 0
1 0 0
1 1 0

IC-type 7402 Quadruple 2 input NOR Gates,

6) Ex-OR / XOR gate


An XOR gate is pronounced as Exclusive OR gate that gives output 1, when the number of 1’s in
the inputs is odd. Otherwise, the output is 0.

A B A∙B’ + A’∙B Observed


Output
0 0 0
0 1 1
1 0 1
1 1 0

IC Type 7486 Quadruple 2-input EX-OR gate,

7) Ex-NOR / XNOR gate


An XNOR gate is pronounced as Exclusive OR gate that gives output 1, when the number of 1’s in
the inputs is even or 0. Otherwise, the output is 0.

A B A∙B + A’∙B’ Observed


Output
0 0 1
0 1 0
1 0 0
1 1 1

IC Type 74266Quadruple 2- input EX-NOR gate.


DEPARTMENT OF COMPUTER SCIENCE & ENGG.(DATA SCIENCE)
BHILAI INSTITUTE OF TECHNOLOGY, DURG (C.G.)
DIGITAL ELECTRONICS LAB MANNUAL
EXPERIMENT 1

Procedure:
Step 1. Design the circuit for each logic gates IC in the Digital Trainer Kit.
Step 2. Switch on the power supply.
Step 3. Observe the output for different combinations of the inputs.

Result: ………………………………………………………………………………………………

Precautions:
1. Identify input & output pins of IC carefully.
2. IC should be connected according to pin configuration.
3. Prepare the circuit before switching on the power supply.
4. Circuit to be checked before switching on the power supply.

Discussion Questions:
1. What is logic gate?
2. What do you mean by Universal gate?
3. Why NAND and NOR gates are known as Universal gates?

Note: Please verify your circuit and observations before leaving the lab, and ensure that you submit
your lab record to the professor in charge within a week.

You might also like