Scribd
Upload
10 views3 pages

DE Unit3

unit3

Uploaded by

kondurupravalika999
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
10 views3 pages

DE Unit3

unit3

Uploaded by

kondurupravalika999
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 3

Decoder

1. Construct a 3*8 decoder using logic gates and its truth table.
2. Implement 4*16 decoder using two 3*8 decoders.
3. What is the difference between Decoder and Demultiplexer?
4. Implement the multiple output combinational logic circuit using a 4 line to 16 line decoder.
f1 = Ʃm(1, 2, 4, 7, 8, 11, 12, 13, 14, 15) f2 = Ʃm(0, 1, 3, 5, 8, 9, 15)
f3 = Ʃm(2, 3, 4, 7)
f4 = Ʃm(0, 1, 3, 4, 7, 9)
5. Explain the functions of decoders.
6. Write the functions of a decoder
7. Realize a full subtractor using decoders.
8. Explain the operation of a 3-to-8 decoder . Realize 4-to-16 decoder using two 3-to-8 decoders.
9. Explain the working and functions of decoders and encoders. Construct 2/4 line decoder with
logic gates with enable input.

Multiplexer
10. Implement the following Boolean function with a multiplexer.
F(A,B,C,D)=∑(1, 3, 4, 11, 12, 13, 14,15)
11. What is multiplexer? Draw circuit diagram of 8:1 multiplexer. Explain its working in brief
12. Design a 32:1 multiplexer using 16:1 Mux and 2:1 multiplexer?
13. Explain the differences between a MUX and a DEMUX. Realize 16-input multiplexer by cascading
of two 8-input multiplexers
14. Implement the switching function using F = Σm(0,1,3,4,12,14,15) using an 8 input MUX.
15. Implement 2-input NAND gate using 2-to-1 multiplexer.
16. Implement a 4-bit even parity checker using 8 to 1 multiplexer
17. Explain the design procedure for multiplexers and de-multiplexers and draw the logic diagram of
a 4-to-1 line multiplexer with logic gates.
18. Write the functions of a multiplexer
19. Differentiate multiplexer and de-multiplexer.
20. Define a multiplexer? Draw a 2:1 multiplexer for the function f(x,y,z)=∑(0,2,3,5,7)
21. Implement the following logic function using an 8:1 MUX. F(x, y, z) = ∑m(0, 2, 3, 5)
22. Explain the design procedure for multiplexers and de-multiplexers and draw the logic diagram of
a 4-to-1 line multiplexer with logic gates.
23. Define a multiplexer? Draw a 4:1 multiplexer for the function
f(a,b,c,d)=∑(0, 4,5,10,11,12,15)

Encoder
24. Explain the function of an Encoder with necessary diagrams and discuss its applications.
25. What is Encoder? Design an octal to binary Encoder.
26. Draw the 4 to 2 encoder logic diagram.
27. Write a short notes on priority encoder.
Binary adder/Subtractor
28. Design the 4-bit binary Adder-Subtractor with suitable diagram.
29. Design the 4 – bit binary adder with suitable logic diagram.
30. Construct a 4 bit 2’s complement adder using full adders and perform addition and subtraction
by taking 4-bit numbers with examples.
31. Draw the diagram of 4-Bit Parallel adder cum parallel subtractor

Comparator
32. Design a 4-bit comparator circuit using logic gates.
33. Design a 2 bit magnitude comparator

Full subtractor
34. Design a full subtractor circuit by using K-map method and draw the logic diagram.

Combinational Circuit
35. Define a combinational logic circuit and give some examples.
36. Describe the operations performed by the following logic circuits with an example:
(i) Comparator (ii) Decoder (iii) Encoder.

Full Adder
37. Construct a full adder using only two half adders and one OR gate.
38. Design full adder using logic gates with truth tables.
39. Draw the logic circuit of a full adder and give its truth table.

Serial Adder
40. Explain the design of a serial binary adder.
41. Compare between serial and parallel Adder.

Half-Adder
42. Write the truth table of half adder.
43. Design half adder using only NAND gates
44. Design half adder using logic gates with truth tables.
45. Draw the schematic diagram and truth table for half adder. Explain the design approach for half
adder using universal gates. Draw the logic diagrams with relevant expressions.

Half- Subtractor
46. Design half sub tractor circuit.

Design of combinational circuit


47. Design a combinational circuit which converts BCD to Excess-3 code.
48. Design a gray to BCD code converter.
49. Write the steps involved in designing a combinational circuit
50. Design a circuit for 2-bit binary multiplier.
Carry Look Ahead adder
51. Design, draw and explain a 4-bit binary carry look ahead adder.

BCD Adder
52. Construct a 4-bit BCD adder-subtractor circuit using BCD adder and 9’s complementor.

You might also like