Scribd
Upload
14 views

Mid Assignment 1

Uploaded by

amustavi
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
14 views

Mid Assignment 1

Uploaded by

amustavi
Copyright
© © All Rights Reserved
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 1

American International University- Bangladesh (AIUB)

Faculty of Engineering

Course Name: VLSI Circuit Design Course Code: EEE 4217


Semester: Fall 2022-23 Term: Mid
Total Marks: 10 Submission Date: 23-10-2022
Instructor Name: Dr. Md. Jahid Hasan Assignment: 01
Course Outcome Mapping with Questions
Obtained
Item COs POIs K P A Marks
Marks
Q1 CO2 P.a.4.C3 K4 P1, P3, P7 10
Total: 10

Student Information:
Student Name: Student ID:

Section: Department:

Marking Rubrics (to be filled by Faculty):


Excellent Proficient Good Acceptable Unacceptable No Response
[10] [8-9] [6-7] [4-5] [1-3] [0]
Detailed unique
No
response Response with no Partial problem is Unable to clarify
Response shows Response/(Copie Secured
Problem # explaining the apparent errors solved; response the understanding
understanding of d/identical Marks
concept properly and the answer is indicates part of of the problem and
the problem, but submissions will
and answer is correct, but the problem was method of the
the final answer be graded as 0
correct with all explanation is not not understood problem solving
may not be correct for all parties
works clearly adequate/unique. clearly. was not correct
concerned)
shown.
1

Comments Total marks (10)

1. In the classroom, 45nm process technology is available for general usage. A CMOS inverter schematic and
layout has been designed using this process technology in the classroom. Now, prepare a note on growing an
N-well on the wafer while trying to fabricate the designed CMOS inverter.

You might also like