0% found this document useful (0 votes)
11 views11 pages

Lab 10 Ecdhsn

Uploaded by

afnanmirza106
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
11 views11 pages

Lab 10 Ecdhsn

Uploaded by

afnanmirza106
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 11

Department of Electrical Engineering

Faculty Member: Dr USMAN KHAN Dated:

Semester: 5th Section: D

ELECTRONIC CIRCUIT DESIGN


Lab No 10: Differential pair (Mismatches and Offset Null adjustment)

Name Reg. No Viva Analysis Modern Ethics Individual


of data in Tool and and Team
Lab Usage Safety Work
Report

5 Marks 5 Marks 5 Marks 5 Marks 5 Marks


Haffi sajid 405891

Noor fatima 412641

Sabika fatima 429648


Lab No 10: Differential pair (Mismatches and Offset Null adjustment)

INTRODUCTION

This lab is conducted to familiarize us with the working of differential pair with Rc mismatch which is
mostly always the case in practical circuits.

OBJECTIVES
The objectives of this lab are:

 To understand the working of the differential amplifier with Rc mismatch


 To perform the circuit analysis on both hardware and software
 To compare the ideal values from PSpice with the ones measured from the
hardware implementation

EQUIPMENT REQUIRED
 PSpice software
 Transistors (2N2222 NPN x2)
 Resistors (10k x 1 ,5.6k x 2, 1k variable resistor)
LAB TASK – CALCULATION

CIRCUIT DIAGRAM

a) Consider the circuit shown in Figure using 2N2222 transistors for the NPN BJTs.
Use R3 = 10 k Ω, R1 = R2 = 5.6 k Ω, VCC = 9 V and VEE= - 9V

b) Calculate the DC bias currents IC1 and IC2 and Voltages VC1 and VC2.

IC1: 0.865mA IC2: 0.865mA

VC1: 4.156V VC2: 4.156A


c) Hence, calculate the differential gain Ad for the give circuit.

Ad = 0V/V

d) Use a multimeter to measure the exact resistance of the 5.6k Ohms resistances. (Note: We shall use
the higher resistance R1)

R1 (measured): 5.626kΩ R2 (measured): 5.570kΩ

e) Using the values measured above calculate the mismatch.


∆𝑹c
= 0.01
𝑹𝒄

f) Using the measured values of resistance calculate the new collector voltages and hence the
difference betweenthe collector voltages

VC1: 4.134V VC2: 4.182V

VC2- VC1: 0.048V

g) Calculate the offset voltage using the formula given in introduction section.

VOS= 245uV
LAB TASK – HARDWARE IMPLEMENTATION

a) On breadboard construct the circuit shown in Figure using 2N2222 transistors for the BJTs
b) Measure the DC bias currents IC1 and IC2 and Voltages VC1 and VC2.

IC1: 0.606mA , IC2: 0.633mA

VC1: 3.63V VC2: 3.93V

VC2- VC1: 0.3V

c) Hence using the measured current, calculate the differential gain Ad for the give circuit.

Ad= 136.91V/V
d) Using the measured values for VC2- VC1 and Ad, Determine the offset voltage VOS. Does it compare
with the values calculated for PART 1?

VOS= 90uV

e) Now add a variable resistor as shown in figure 3. Make sure that the resistance is equal on both sides.

f) Adjust the potentiometer so that VC2- VC1 becomes 0. Measure the resistances labeled x and 1-x
on figure3.

X: 0.501 1-X: 0.499


LAB TASK – SIMULATION

a) Simulate in PSpice the circuit shown in Figure 3 using 2N2222 transistors for the NPN BJTs.
Use potentiometer (POT) from the breakout library in PSPICE
b) Use bias point analysis for DC bias currents IC1 and IC2 and Voltages VC1 and VC2. When potentiometer
is set at 0.5.

IC1: 938.5uA , IC2: 939.1uA

VC1: 3.252V VC2: 3.300V VC2- VC1: 0.048V

c) Use the same values for X and 1-X measured for PART 2 and calculate the set point of potentiometer.

Note: Set: 0 means 1-x: 1kohms and set: 1 means x=1k ohms for the potentiometer
VC1: 3.340V VC2: 3.347V

CONCLUSION

In this lab we learnt about the working of a differential amplifier with Rc mismatch. This gave us an insight of the
practical working of the differential amplifier where the Rc mismatch is most likely to occur.
.

You might also like