Community Documentation Downloads IP Explorer Learn Support and Training 💡 👤

Developing on Arm Architecture and Processors Tools and Software    

 Contents × Home / Documentation / Architectures / CPU Architecture / A-Profile / Armv7-A / ARM

ARM Cortex-A
Cortex-A Series
Series Programmer's
Programmer's Guide
Guide for
for ARMv7-A
ARMv7-A
← →
 〈 Back to search Version: 4.0 (Latest)  Rate this page: ⭐ ⭐ ⭐ ⭐ ⭐
← All Armv7-A Documentation

ARM Cortex-A Series Programmer's
Guide for ARMv7-A
Address Space ID
🔔
〉 Preface When we described the translation table bits in Level 2 translation tables we noted a bit called nG (non-global). If theCommunity
nG bit is set for a particular page,
Documentation the page isIPassociated
Downloads Explorer with a specific
Learn
🔗 application. When the MMU performs a translation, it uses both the virtual address and an ASID value.
〉 Introduction

〉 ARM Architecture and Processors The ASID is a number assigned by the OS to each individual task. This value is in the range 0-255 and the value for the current task is written in the ASID register (accessed using CP15
c13). When the TLB is updated and the entry is marked as non-global, the ASID value will be stored in the TLB entry in addition to the normal translation information. Subsequent TLB look-
〉 ARM Processor Modes and Registers
ups will only match on that entry if the current ASID matches with the ASID that is stored in the entry. You can therefore have multiple valid TLB entries for a particular page (marked as
〉 Introduction to Assembly Language non-global), but with different ASID values. This significantly reduces the software overhead of context switches, as it avoids the requirement to flush the on-chip TLBs. The ASID forms
Back to search
〉 ARM/Thumb Unified Assembly part of a larger (32-bit) process ID register that can be used in task-aware debugging.
All Armv7-A Documentation Rate this page: ⭐ ⭐ ⭐ ⭐ ⭐
Language Instructions
ARM Cortex-A Series Programmer's
〉 Floating-Point
Guide for ARMv7-A Note
〉 Introducing NEON
Preface A context switch denotes the scheduler transferring execution from one process to another. This typically requires saving the current process state and restoring the state of the next
〉 Caches When we described
process waiting tothe translation table bits in
be run. we noted a bit called nG (non-global). If the nG bit is set for a particular page, the page is associated with a specific
Introduction
 The Memory Management Unit application. When the MMU performs a translation, it uses both the virtual address and an ASID value.
ARM Architecture and Processors
〉 Virtual memory Figure 9.11
The ASID is illustrates this. Here,
a number assigned byyou
thehave
OS tomultiple applications
each individual task.(A, B and
This C),iseach
value ofrange
in the which0-255
is linked
andtothe
runvalue
fromfor
virtual addresstask
the current 0. Each application
is written in theisASID
located in a separate
register (accessedaddress space in
using CP15
ARM Processor Modes and Registers
physical memory.
c13). When the TLBThere is an ASID
is updated andvalue associated
the entry with
is marked aseach application
non-global, so youvalue
the ASID can have multiple
will be stored entries within
in the TLB theinTLB
entry at anytoparticular
addition the normaltime, that will information.
translation be valid for virtual address
Subsequent 0. look-
TLB
〉 The Translation Lookaside Buffer
Introduction to Assembly Language
ups will only match on that entry if the current ASID matches with the ASID that is stored in the entry. You can therefore have multiple valid TLB entries for a particular page (marked as
Choice of page sizes Figure 9.11. ASIDs in TLB mapping the same virtual address
ARM/Thumb Unified Assembly non-global), but with different ASID values. This significantly reduces the software overhead of context switches, as it avoids the requirement to flush the on-chip TLBs. The ASID forms
Language
First
Instructions
level address translation part of a larger (32-bit) process ID register that can be used in task-aware debugging.
Floating-Point
Level 2 translation tables

Introducing
〉 Memory NEON
attributes

 Caches
 Multi-tasking and OS usage of
A context switch denotes the scheduler transferring execution from one process to another. This typically requires saving the current process state and restoring the state of the next
translation tables
The Memory Management Unit Address Space ID
process waiting to be run.
Address Space ID
Virtual memory
Translation Table Base illustrates this. Here, you have multiple applications (A, B and C), each of which is linked to run from virtual address 0. Each application is located in a separate address space in
The Translation Lookaside Buffer
Register 0 and 1
Choice of page sizes
Notememory. There is an ASID value associated with each application so you can have multiple entries within the TLB at any particular time, that will be valid for virtual address 0.
physical
The Fast Context Switch
FirstExtension
level address translation Figure
Figure 9.11.
9.11. ASIDs
ASIDs in
in TLB
TLB mapping
mapping the
the same
same virtual
virtual address
address

Level
〉 Memory 2 translation tables
Ordering

 Memory attributes

Multi-tasking and OS usage of

translation tables

Address Space ID

Translation Table Base

Register 0 and 1

The Fast Context Switch

Extension

Memory Ordering

← →

Developing on Arm Architecture Products Support Community About Arm

AI and ML AMBA CPU Processors Design Reviews and Checklists Communities Leadership

Android Development Compression Technologies Graphics and Multimedia Training Forums Security

Automotive CoreSight Architectures Physical IP Documentation Blogs News

Feedback
Cloud-to-Edge and CPU Architecture System IP Licensing Contact Us
Networking
GPU Architectures SoC Design and Simulation Downloads Arm Offices
Gaming, Graphics and VR
Instruction Sets Software Development Tools Contact Support
High Performance Computing
Security Architectures Arm Security Center
Internet of Things
System Architectures
Windows on Arm

    
By clicking “Accept All Cookies”, you agree to the storing of cookies on your device to enhance site navigation,
analyze site usage, and assist in our marketing efforts.

Cookie Policy | Glossary | Terms of Use | Privacy Policy | Accessibility | Subscription Center | Trademarks
Cookies Settings Accept All Cookies

Copyright © 1995-2024 Arm Limited (or its affiliates). All rights reserved.