0% found this document useful (0 votes)
9 views3 pages

Computer Organization Design Notes

Uploaded by

Pratham Jindal
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
9 views3 pages

Computer Organization Design Notes

Uploaded by

Pratham Jindal
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 3

Computer Organization and Design Notes

Unit I: Register Transfer Language and Computer Organization & Design

1. Register Transfer Language

Register Transfer Language (RTL) is a symbolic notation used to describe operations in registers

and data transfers. It provides a means to represent the sequence of micro-operations required to

execute instructions. Key components include:

- Register Transfer: Moves data from one register to another using control signals.

- Memory Transfer: Explains how data is transferred between memory and registers via a bus.

- Micro-Operations: Describes arithmetic (add, subtract), logical (AND, OR), and shift (left, right)

operations that are performed on registers.

Example: Consider a register operation where R1 <- R2 + R3. This means that the data from

register R2 and R3 is added and stored in R1.

Bus Architecture:

A multiplexer connects multiple devices to the bus, allowing communication between CPU, memory,

and I/O devices. Tri-state buffers ensure that only one device uses the bus at a time.

Arithmetic Logic Shift Unit (ALU):

The ALU performs all arithmetic, logical, and shift operations required by the processor. It is an

essential part of the CPU.

2. Computer Organization and Design

This section focuses on the architecture of a typical digital computer. It includes:


- Instruction Codes: Binary representations of operations performed by the CPU.

- Computer Registers: Stores data temporarily during instruction execution.

- Instruction Cycle: Sequence of steps followed by a computer to execute an instruction: Fetch,

Decode, Execute.

- Input-Output Configuration: Describes how the CPU communicates with external devices.

Example: The instruction cycle in a computer consists of fetching an instruction from memory,

decoding it to determine what operation to perform, executing the operation, and then writing back

results.

Levels of Programming Languages:

- Machine Language: Lowest-level language used by computers.

- Assembly Language: Symbolic machine language used for programming.

- High-Level Languages: Easier for humans to understand and write, like Python or C.

Unit II: Central Processing Unit and Memory Hierarchy

1. Central Processing Unit (CPU)

The CPU executes instructions and manages operations in a computer. It consists of:

- General Register Organization: Describes the structure and function of CPU registers.

- Stack Organization: Utilizes a stack to hold temporary data in a last-in, first-out (LIFO) manner.

- Instruction Format: The format of instructions and how they are processed.

- Addressing Modes: Methods to specify operand locations.

GPU Overview:

A GPU performs high-speed parallel processing and is used for graphical computations and
machine learning tasks.

2. Memory Hierarchy

Memory hierarchy helps to store data in levels from fastest to slowest:

- Cache Basics: Cache is used to store frequently accessed data.

- Cache Mapping: Methods include direct mapping, associative mapping, and set-associative

mapping.

- Virtual Memory: Provides the illusion of larger memory using disk storage.

- Page Replacement Algorithms: Determines which memory pages to swap.

Example: A fully associative cache allows any block to be placed anywhere in the cache.

Case Study: Memory Hierarchy in PIV and AMD Opteron:

The PIV processor uses multiple levels of cache to speed up memory access. AMD Opteron uses a

similar approach but optimizes for parallel tasks in server environments.

You might also like