Scribd
Upload
36 views2 pages

Quiz (Unit-3)

Uploaded by

vinaysingh65592
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
36 views2 pages

Quiz (Unit-3)

Uploaded by

vinaysingh65592
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PDF, TXT or read online on Scribd
You are on page 1/ 2

United College of Engineering & Research, Prayagraj

Department of Computer Science and Engineering


Quiz Paper, Session 2023-24

Quiz No.: 3 Semester: III


Course Name: COA Max. Marks: 10
AKTU Course Code: Date of Quiz Conduct: / /2023
Note: All questions are compulsory. Each question carries equal marks.

Name of Student: __________________________________ AKTU Roll No._____________________________

Que. Multiple Choice Questions CO Bloom’s Marks


No. Level Obtained
1. Which of the following allows simultaneous write and read operations? 1 1

a. ROM
b. EROM
c. RAM
d.None of the above

2. Causing the CPU to step through a series of micro 1 1


operations is called _________
a. Execution
b. Runtime
c. Pipelining
d. Sequencing

3. Horizontal microprogramming : 1 1
(a) does not require use of signal decoders
(b) results in larger sized microinstructions than vertical
microprogramming
(c) uses one bit for each control signal
(d) all of the above.
4. The register which keeps track of the execution of a program and which 1 1
contains the memory address of the instruction which is to be executed next
is known as
(a) Index-Register
(b) Memory address register
(c) Program counter
(d) Instruction registers

5. In case of vectored interrupt, interrupt vector means 1 1


(a) The branch information from the source which interrupts the system
(b) An address that points to a location in memory where the beginning
address of the 1/O service routine is stored
(c) Both (a) and (b)
(d) None of these

6. Consider the following I/O instruction format for IBM 370 1/O channel 1 2

Then operation code specifies


1. Test I/O
2. Test channel
3. Store channel identification
4. Halt device
(a) Only 1 and 4
(b) Only 2 and 3
(C) 1, 2, 3 and 4
(d) Only 1, 3 and 4

7. The immediate addressing modes can be used for 1 1


1. Loading internal registers with initial value.
2. Perform arithmetic or logical operation on immediate data.
(a) Only 1
(b) Only 2
(c) Either 1 or 2
(d) Neither 1 nor 2

8. The most relevant addressing mode to write position-independent codes is 1 1


(a) Direct mode
(b) Indirect mode
(c) Relative mode
(d) Indexed mode

9. An interrupt that can be temporarily ignored by the counter is known as 1 1


(a) Vectored interrupt
(b) Non-maskable interrupt
(c) Maskable interrupt
(d) Low priority interrupt

10. A hardware interrupt is 1 1


(a) Also called an internal interrupt
(b) Also called an external interrupt
(c) An I/O interrupt
(d) A clock interrupt

Marks Obtained:_____

CO - Course Outcome
Bloom’s Levels
1- Remembering 2-Understanding 3-Applying 4-Analyzing 5-Evaluating 6-Creating

You might also like