Bee r22 Lab Mannul
Bee r22 Lab Mannul
ELECTRONICS ENGINEERING
LAB OBSERVATION
Name : ____________________________
Branch : ____________________________
DO’S:
1. Students should come with proper dress code. (Boys tuck in and shoes, girls with apron).
2. Students should carry observation notes and record fully completed in all aspects.
3. Students should come with thorough preparation of their experiments to be conducted.
4. Correct specifications of the equipment have to be mentioned in the circuit diagram.
5. Student should be aware of operating the instruments.
6. Students should be at their concerned experiment table, unnecessary moment is
restricted.
7. Student should follow the indent procedure to receive and deposit the equipment from the
lab store room.
8. After completing the connections Students should verify the circuits by the Lab
Instructor.
9. The reading must be shown to the lecturer In-Charge for verification.
10. After the completion of the experiment, students must ensure that all switches are in the
OFF position, all the connections are removed.
11. All patch cords and stools should be replaced at their positions.
12. Wherever graphs to be drawn, A-4 size graph sheets only should be used and
attached.
DON’Ts:
Course Outcomes: After learning the contents of this paper the student must be able to
Verify the basic Electrical circuits through different experiments.
Evaluate the performance calculations of Electrical Machines and Transformers through
various testing methods.
Analyze the transient responses of R, L and C circuits for different input conditions.
3
R22 B.Tech. CSE Syllabus JNTU Hyderabad
Analyse the 3 2 1 1 3 2 0 0 1 0 2 2
transient
responses of R, L
and C circuits for
different input
conditions
List of experiments/demonstrations:
PART- A (compulsory)
1. Verification of KVL and KCL
2. Verification of Thevenin’s and Norton’s theorem
3. Transient Response of Series RL and RC circuits for DC excitation
4. Resonance in series RLC circuit
5. Calculations and Verification of Impedance and Current of RL, RC and RLC series
circuits
6. Measurement of Voltage, Current and Real Power in primary and Secondary Circuits of a
Single-Phase Transformer
7. Performance Characteristics of a DC Shunt Motor
8. Torque-Speed Characteristics of a Three-phase Induction Motor.
TEXT BOOKS:
1. D.P. Kothari and I. J. Nagrath, “Basic Electrical Engineering”, Tata McGraw Hill, 4th Edition,
2019.
2. MS Naidu and S Kamakshaiah, “Basic Electrical Engineering”, Tata McGraw Hill, 2nd Edition,
2008.
REFERENCE BOOKS:
1. P. Ramana, M. Suryakalavathi, G.T.Chandrasheker,”Basic Electrical Engineering”, S. Chand,
2nd Edition, 2019.
2. D. C. Kulshreshtha, “Basic Electrical Engineering”, McGraw Hill, 2009
3. M. S. Sukhija, T. K. Nagsarkar, “Basic Electrical and Electronics Engineering”, Oxford, 1st
Edition, 2012.
4. Abhijit Chakrabarthi, Sudipta Debnath, Chandan Kumar Chanda, “Basic Electrical
Engineering”, 2nd Edition, McGraw Hill, 2021.
5. L. S. Bobrow, “Fundamentals of Electrical Engineering”, Oxford University Press, 2011.
6. E. Hughes, “Electrical and Electronics Technology”, Pearson, 2010.
7. V. D. Toro, “Electrical Engineering Fundamentals”, Prentice Hall India, 1989.
4
Sphoorthy Engineering college Dept of EEE
EXPERIMENT NO-01
Apparatus Required:
CIRCUIT DIAGRAM:
Given circiut:
9|Pa g e
B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Fig-1
Theory:
Statement: : Kirchhoff's Voltage Law (KVL) states that the algebric sum of
branch voltages around any closed path in a circuit is always zero at all instants of time.
Procedure:
Observation Table:
1 V=5V
2 V=10V
3 V=15V
Comparison Table
1 V=5V
2 V=10V
3 V=15V
Precautions:
Result:
11 | P a g e
B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
1(b)Verification OF KCL
Apparatus Required:
Circuit diagram:
Given circiut:
13 | P a g e
B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Figure 1
Figure 2
Theory:
Statement: KCL states that at in a lumped electric circuit the sum of the currents
entering into any node is equal to the sum of currents leaving that node.
i1+ i2=i3+i4+i5
i1+i2-i3-i4-i5=0
Algebraic sum of all the currents meeting at a junction is equal to zero.kcl follows
conservation of charges at any node.
KCL can applied to any lumped electric circuit it doesn’t matter whether the elements
are linear,non linear, active,passive,time varying, time invariant etc.i.e kcl is independent
of nature of elements connected to the node.
Procedure:
4. Verify the total current in the circuit (I) is equal to sum of the individual
currents (I1+I2).
5. Repeat the above steps for 10v, 15v and tabulate the values.
OBSERVATION TABLE:
(I1) (I2)
1 V=5V
2 V=10V
3 V=15v
Comparison Table:
(I1) (I2)
1 V=5V
2 V=10V
3 V=15v
Precautions:
Result: -
16 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
ELECTRICAL AND ELECTRONICS LABORATORY
EXPERIMENT NO-02
VERIFICATION OF THEVENIN’S AND NORTON’S THEOREMS
AIM:
APPARATUS:
1. Ammeter 0-200mA MC
2. Voltmeter 0-20V MC
3. Bread Board - - 1
5. Resistors As required
THEVENIN’S THEOREM.
3
ELECTRICAL AND ELECTRONICS LABORATORY
CIRCUIT DIAGRAM:
PROCEDURE:
NORTON’S THEOREM
STATEMENT: Any two terminal, linear, bilateral network with current sources, voltage
sources and resistances can be replaced by an equivalent circuit consisting of a current
source in parallel with a resistance. The value of the current source is the short circuit
current between the two terminals of the network and the resistance is the equivalent
resistance measured between the terminals of the network with all the energy sources
replaced by their internal resistances.
Circuit Diagram:
4
ELECTRICAL AND ELECTRONICS LABORATORY
PROCEDURE:
TABULAR COLUMN:
Values Values
Voc
Isc
RTH
5
Sphoorthy Engineering college Dept of EEE
EXPERIMENT NO-3
Aim: To Obtain the Transient response of RL, RC series Circuit with D.C
excitation
Apparatus Required:
CIRCUIT DIAGRAM:
RL SERIES CIRCUIT:
18 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
RC SERIES CIRCUIT
Theory:
When a circuit containing energy storage elements like inductor, capacitor is connected
to a supply, it takes some time for the circuit to reach steady state condition .The time
during which the circuit changes from one steady state to another is called as transient
period. The voltage and currents during transient periods are called transients. The
response of the circuit during Transient period is called Transient response.
V V
The current i= - [e (-Rt/L)], Voltage across resistor=VR= V-V e(-Rt/L)
R R
19 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Time constant of RL series circuit is defined as the time during which the current reaches
L
to 63.2% of its steady value. Time constant (τ)=
R
V
Current in RC series circuit i= (e(-t/RC))
R
(-t/RC)
Voltage across Resistor =VR= V(e )
decreases from maximum value to 37.3% of maximum value of current or Time constant
20 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
of RC series circuit is defined as time during which capacitor voltage changes from initial
Procedure:
RL series Circuit
3. Connect the CRO CH1 to input and CH2 to across Inductor and observe the input and
output waveforms in CRO Determine the Time constant of RL series circuit.
RC series Circuit:
3. Connect the CRO CH1 to input and CH2 to across Inductor and observe the input and
output waveforms in CRO Determine the Time constant of RC series circuit.
Observation Table:
RL SERIES CIRCUIT
s.no R L
τ
Time constant( )
21 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
RC SERIES CIRCUIT
s.no R C
Time constant (τ)
Comparison Table
S.NO
τ
RL Series Circuit Time constant( ) τ
RC Series Circuit Time constant( )
Theoretical
Practical
22 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Model Graph
RL Series Circuit:
RC Series Circuit:
23 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Precautions:
Result:
24 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
EXPERIMENT NO-4
Apparatus Required:
CIRCUIT DIAGRAM:
25 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Theory:
A series circuit is said to be in resonance when power factor is unity i.e X L=XC.when in
RLC series circuit, current is in phase with applied voltage electrical resonance is said to
occur.
Resonant frequency (fR): the frequency at which the resonance occurs is called as
resonant frequency .Resonance in series circuit .Resonance in circuit (XL=XC condition)
can be achieved by changing the supply frequency.
Quality Factor (Q): At series resonance the potential drop across “L” and “C” builds up
to a value many times greater than the applied voltage “V”. the voltage magnification
produced by resonance is termed as Q-Factor of the series resonant circuit.
Procedure:
3. Vary the frequency in steps and note down frequency, corresponding ammeter reading
as I. Observe that current is maximum at resonant frequency.
5. Draw a graph between frequency f and current I .Mark Resonant frequency and lower
cut off frequency and upper cut off frequency.
6. Determine Bandwidth = (f2-f1.) & Quality factor .
26 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
.Observation Table:
Comparison Table
Theoretical Practical
Resonant Frequency
Bandwidth
Quality factor
27 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Model Graph
Precautions:
Result:
28 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
EXPERIMENT NO-5
AIM: To steady the calculations and verification of impedance and current of RL,
RC and RLC series circuits.
APPARATUS:
THEORY:
A series R-L circuit is shown in Fig. 2.16. The aim of this experiment is
to draw the locus of voltage of point P with the variation of resistance R, keeping
the inductance L and supply voltage V constant. Here the values V, I, VR and VL
represent the r.m.s. values of supply voltage, current, voltage across resistance and
voltage across inductor respectively.
33 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
For the circuit shown above, using Kirchhoff's voltage law we can write
V = V R + VL ...(2.20)
In Eqn. 2.20 the values V, VR and VL are all phasor values and not scalar. Unlike d.c.
circuits, here we cannot obtain the total voltage across the circuit by adding the
magnitudes of voltages across resistor VR and across the inductor VL.
V ≠VR+ VL ( 2.21)
This addition can be performed as illustrated in Fig. 2.17. The supply voltage has
been taken on vertical axis and represented by V. The current, I in the circuit lags the voltage
by an angle 4) and has been shown in Fig. 2.17 along the line OA for one value (the angle
has been marked as C. The voltage across resistor R of Fig. 2.16 is in phase with the current
through R i.e., I. This has been represented by the phasor OA in Fig. 2.17. Next the
voltage (VL) across the inductor, L of the circuit shown in Fig. 2.16 should lead the current I
by 90°. It has been shown by the phasor AP in Fig. 2.17. In this experiment the value of
resistance R is changed from a very high maximum) value to zero value. The current will be
at its minimum value in the beginning when resistance R has maximum value.
Phasor OA representing voltage drop across resistance will occupy position very close to OP. In
the second case when resistance R 3sumes zero value the phasor OA will take a position very near to le
horizontal axis and magnitude would be zero. For intermediate clues of R the phasor will take the position
OA, OB etc. In all the positions following relation among V, VR and VL will hold good.
V2=VR2+VL2
From Eqn. 2.22 it is clear that the tip of the phasor OA will follow a path of semi-circle with supply
voltage V as diameter. Also we can write for impedance of the circuit as
34 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Z = R + j XL
The phase angle Φ = tan -1 XL/R
𝑅 𝑅
Power factor cos Φ = √𝑅2+𝑋𝐿2 = 𝑍
𝑋𝐿
Sin Φ = 𝑍
𝑉 𝑉
The Current , I=𝑍 = 𝑋𝐿/𝑠𝑖𝑛𝛷
𝑉
I = 𝑋𝐿sin Φ
Circuit Diagram:
iT = V / ZT
Observations:
35 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
R0 R j 0
R
et E p sin ωt
+
1
C 90 0 j ωC
E p 0 V ωC
-
Impedance (Z)=
Z T R j 0 0 j ωC R j ωC R j X C
36 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
• As in the series RL circuit, the total current supplied to the RC network and the voltage drops can be
found by using Ohm’s Law:
• iT = V / ZT
Tabular column:
S. No I VR VC R=VR / Z=
(amp) (volts) (volts) XC=VC / I
√𝑹𝟐 + (𝑿𝑪).𝟐
I=V/Z
I
(ohm) (amp)
(ohm) (ohm)
R0 R j 0 i(t)
R
+
et E p sin ωt ωL90 0 jωL
L
E p 0 V
-
C
37 | P a g e
1
BEE lab B.Te (0 j ωC
SE urity & DataB.Tech
science)CSE
I Year I Sem (R18)
(Common to All) I Year (R22)
ωC
Sphoorthy Engineering college Dept of EEE
Z T R j ωL 1 ωC ohms
Z T R 2 ωL 1 ωC R 2 X L X C
2 2
ωL 1 ωC X XC
θ tan 1 tan 1 L
• iT = V / ZT
R R
In case (a), when ωL > 1/(ωC, the angle Ɵ (Eq. 1) is negative. It means that the current lags the voltage.
So, the circuit behaves as an inductive circuit. This condition (i.e., ωL >1/ ωC) can be achieved by
increasing L, ω or C.
In case (b), when ωL < 1/ωC, the angle Ɵ (Eq. 1) is positive. It means the current leads the voltage. The
above circuit behaves as a capacitive circuit. This condition (i.e., ωL < 1/ω C) can be achieved by
decreasing L, ω or C.
Case (c) is, a special case, when ωL = 1/ ωC. The angle Ɵ becomes zero. The circuit then behaves as a
purely resistive circuit. The current through the circuit becomes in phase with the source voltage. This
condition is known as resonance.
38 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
CALCULATIONS:
Im=V/Z
XL= ωL (ω=2πf)
XC=1/ ωC
tanΦ=( XL-XC)/R
Result: Hence verified the impedance and current of RL, RC and RLC series circuits.
39 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
PRECAUTIONS:
1. Avoid making loose connections.
2. Readings should be taken carefully without parallax error.
3. Make sure that the rheostat should not vary beyond the current limits.
40 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
EXPERIMENT NO-06
Aim:-
Apparatus Required :-
Primary Voltage:
Primary Current:
Secondary Voltage:
Secondary Current:
Capacity:
Frequency:
41 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Theory:-
OC test is conducted to determine the iron losses (or core losses) and parameters
R0 and X0 of the transformer. In this test, the rated voltage is applied to the primary
(usually low-voltage winding) while the secondary is left open circuited.
𝐼𝑊 = 𝐼0 𝑐𝑜𝑠∅0 ; 𝑃 = 𝑊0 = 𝑉0 𝐼0 𝑐𝑜𝑠∅0 ;
𝑊0
𝑐𝑜𝑠∅0 =
𝑉0 𝐼0
𝑉0
𝑋0 (NO load reactance) =
𝐼𝜇
𝐼𝜇 = 𝐼0 𝑠𝑖𝑛∅0 ;
𝑠𝑖𝑛∅0 = √1 − 𝑐𝑜𝑠 2 ∅0
SC test is conducted to determine R01 (or R02), X01 (or X02) and full-load
copper losses of the transformer. In this test, the secondary (usually low-voltage winding)
is short-circuited by a thick conductor.
42 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Vcu
(b) Transformer winding impedance when primary referred to secondary Z02 =
Isc
∴ V = IZ
sin∅2 = √1 − cos 2 ∅2
Voltage regulation the change in secondary terminal voltage from no-load to full-
load is divided by no load voltage is known as Voltage regulation. The voltage regulation
of transformer can also be calculate by using below formula using vector diagram of
transformer.
I2 R2 cos∅2 +I2 X2 sin∅2
%VR = × 100 for lag P.F
VNL
43 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Circuit Diagram:-
44 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Procedure:-
O.C Test:
2. Rated voltage is applied at rated frequency to the low voltage (LV) side of the
Transformer with the help of single phase variac (Auto transformer).
S.C Test:
2. With the help of single phase variac (Auto transformer)., reduced voltage is applied to
the High voltage ( HV ) winding so that rated current is flowing through it.
Observations:
OC test
R0(Ω) X0(Ω)
45 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
SC test:
𝑃
S NO 𝑐𝑜𝑠∅2 𝑠𝑖𝑛∅2 Output Efficiency( 𝑃𝑜𝑢𝑡 ) Voltage
power( 𝑃𝑜𝑢𝑡 ) 𝑖𝑛 regulation
1. 0.2
2. 0.4
3. 0.6
4. 0.5
5. 1.0
Model Graphs :-
46 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Precautions:-
Result:-
47 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
ELECTRICAL AND ELECTRONICS LABORATORY
EXPERIMENT NO-09
To Verify Superposition Theorem and to find the RMS value of complex wave
form
APPARATUS:
CIRCUIT DIAGRAM:
Fig1
Fig2
6
ELECTRICAL AND ELECTRONICS LABORATORY
Fig3
Fig 4
PROCEDURE:
1. Connect the circuit as shown in figure (1) and note down the current flowing through
R3. and let it be I.
2. Connect the circuit as shown in figure (2) and note down the ammeter Reading, and
let it be I1.
3. Connect the circuit as shown in figure (3) and note down the ammeter reading, and let
it be I2.
4. Verify for I=I1+I2 .
5. Compare the practical & theoretical currents.
RESULT:
7
Sphoorthy Engineering college Dept of EEE
EXPERIMENT NO: 11
Aim:-
Apparatus:-
Primary voltage:
Secondary voltage:
KVA rating:
Primary current:
Secondary current:
48 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Theory:-
The transformer is said to be operating under Load when the secondary winding is
completed through a load (any type) and the voltage V1 is supplied to the primary
winding. As the secondary winding is electromagnetically linked with the primary
winding, the current in the loaded secondary winding will automatically change the
current in the primary winding because the magneto motive forces are always in
equilibrium in any electromagnetic system.
The load is connected to the secondary side and the voltage applied to the primary
winding should be kept constant throughout the test.
Circuit Diagram:-
49 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Procedure:-
Observations:-
50 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Precautions:-
Result:-
51 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
EXPIRMENT NO:10
Aim: To study the 3-Φ transformer relation between voltage and current
(i) Star-Delta (ii) Delta to Delta (iii) Delta to Star (iv) Star to Star connected.
Appratus required:
Sl. No. Equipments Type Specification Quantity
Theory:
Any three phase system, either supply system or load , the two most commonly
used three-phase winding configurations are delta and star, named after the Greek
and English letter that each resembles. In a delta configuration, the three windings are
connected end-to-end to form a closed path. A phase is connected to each corner of the
delta.
Although delta windings are often operated ungrounded, a leg of the delta can be center
tapped and grounded, or a corner of the delta can be grounded. In a star configuration,
one end of each of the three windings is connected to form a neutral. A phase is
connected to the other end of the three windings. The neutral is usually grounded.
Star Connection→ In this connection, the starting or termination ends of all winding are
connected together & along with their phase ends this common point is also brought out
called as neutral point.
Delta Connection →If the terminating end of one winding is connected to starting end of
other & If connection are continued for all their windings in this fashion we get closed
loop. The three supply lines are taken out from three junctions. This is called as three
phase delta connected system. The load can be connected in similar manner. In this
experiment we are concerned with balanced load.
The load is said to be balanced when
52 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Voltages across three phases are equal & phases are displaced by 120° electrical.
The impedance of each phase of load is same.
The resulting current in all the three phases are equal & displaced by 120° electrical from
each other
Volt Amperes of a transformer on both sides is equal.
Some term related to 3 ph system
Line Voltage - The voltage between any two line of 3 ph load is called as line voltage e.g.
VRY,VYB & VBR.. For balance system all are equal in magnitude.
Line Current – The current in each line is called as line current e.g. IR, IY, & IB. They
are equal in magnitude for balance system.
Phase Voltage – The voltage across any branch of three Phase load is called as phase
voltage, VRN, VYN, & VBN are phase voltage
Phase Current – current passing through any phase of load is called as phase current.
For star connection of load
Line voltage (VL) = √3 phase voltage (Vph)
Line current (IL) = Phase current (Iph)
For delta connection of load
Line voltage (VL)= phase voltage (Vph)
Line current (IL)= √3 phase current(Iph)
The three phase power is given by,
P= power consumed by the load = √3VL IL cos( )
Where is phase angle & it depends on type of load i.e. inductive, capacitive or
resistive.
53 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
54 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
55 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Procedure:
1. Connect the circuit as shown in the circuit diagram.
2. Keep the 3-Φ variac in minimum position
3. Switch on the main supply
4. Vary the 3-Φ variac incrementally, ie, 100V, 200V, 300v,400 line voltage.
5. Note down the readings of ammeter (I) , voltmeter (V) in each step of supply voltage.
6. Repeat the above procedure by connecting delta to delta, delta to star and star to star.
56 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Precautions:
1. Instruments used should be of proper range.
2. All the connections should be tight.
3. The parallax error should not be there.
4. Never touch live conductors or Terminals.
57 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
EXPIRMENT NO:07
Aim:-
Apparatus Required:-
Terminal voltage:
Rated Current:
Speed :
Power:
Field current:
Shunt : Series:
64 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Theory:-
Brake test is the direct method of calculating the performance of a given DC shunt motor.
This method is suitable only for small DC machines. The DC machine is subjected to
rated load and the entire output power is wasted. The ratio of output power to input
power gives the efficiency of a DC machine. A belt around the water cooled pulley has
its ends attached to spring balances S1 & S2. the belt tightening hand wheels help in
adjusting the load on the pulley and, therefore, on the motor.
Circuit diagram:-
65 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Procedure :-
2. Before giving supply to the motor the field rheostat is kept in Minimum
resistance position.
3. Start the motor at no load and slowly adjust the speed to rated speed.
4. Note down the readings of the voltmeter and ammeter at no load condition.
5. Now the motor is loaded in steps by tightening the rope around the pulley and
the readings of the voltmeter, ammeter and spring balances are noted every time, up to its
full load current.
6. Now slowly reduce the load on the motor and switch off the power supply.
66 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Observations:-
(Volts) (Amps)
Calculations:-
ouput power
Efficiency of motor= *100
input power
ouput power== 2П NT / 60
Input power=VIL
67 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Model Graphs :-
Precautions:-
2. While switching on the supply, the motor field rheostat should be kept in
minimum resistance position.
Result:
68 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
EXPIRMENT NO:08
Aim:-
Voltage:
Load current:
Power:
Speed:
Frequency:
74 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Theory:-
Circuit diagram:-
75 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Procedure
Observations:
S I S1 S2 W1 W2 W=w1 Speed Torque O/ I/P Eff P.F=cosφ=(W)
. +w2 (N) p . /(√3VI)
N (Amps) Kg-wt Kg-wt Watt Watts (Nw-m)
s (Rpm)
o
(T)
76 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Calculations:
Voltage = V volts
N= Speed in rpm
Power factor=P.F=cosφ=(W)/(√3VI)
Model Graph:
77 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Precautions:-
Power supply.
Result:-
78 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
EXPIRMENT NO:13
OBJECTIVE: To plot the Open Circuit characteristics of a given Three Phase alternator.
DC motor Alternator
Capacity:
Voltage:
Current:
Speed:
Frequency:
Apparatus:
Theory:
79 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Circuit diagram:
80 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
Procedure:
81 | P a g e
BEE lab B.Tech CSE (Common to All) I Year (R22)
Sphoorthy Engineering college Dept of EEE
OBSERVATION TABLE:
Model Graphs
Precautions:
1. The field rheostat of the motor must be kept in minimum resistance position and
Excitation knob should be in minimum position, ie, “0” position.
2. Start the 3- point starter in a smooth fashion way.
3. The switch DPST must be open at time of starting.
4. All connections should be made tightly, ie, avoid loose connections
Result:
83 | P a g e
B.Tech CSE (Common to All) I Year (R22)