0% found this document useful (0 votes)
10 views

Introduction to Xilinx

Uploaded by

Sujata Shaw
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
10 views

Introduction to Xilinx

Uploaded by

Sujata Shaw
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as DOCX, PDF, TXT or read online on Scribd
You are on page 1/ 7

Experiment – 1

Introduction to Xilinx
Xilinx is a prominent manufacturer of Field-Programmable Gate Arrays
(FPGAs) and Complex Programmable Logic Devices (CPLDs). FPGAs are
integrated circuits that can be programmed to perform a wide range of
tasks. Unlike traditional fixed-function chips, FPGAs can be reconfigured
to execute different functions, making them highly versatile and ideal for
various applications.

Steps to design and implementation of basic


logic gates using xilinx
STEP 1 : Double click on ISC Design Suit 14.7

STEP 2 : Go to File .

STEP 3 : New Project.

STEP 4 : Name save as


PROJECT_BASIC.
STEP 5 : Click Next.

NOTE : Top level source type must be HDL.


Preferred language must be VHDL.

STEP 6 : Click Next .

STEP 7 : Click Finish .

STEP 8 : Click New Source.


STEP 9 : Type file
name as MY_AND.

STEP 10 : Select VHDL


Module.

STEP 11: Click Next.

STEP 12 : Write A and B as input and C as output.

STEP 13 : Click Next.


STEP 14 : Click Finish.

STEP 15 : Scroll the code at last


to begin.
STEP 16: Type C <= A and B;

STEP 17 : Click Synthesize – XST.


STEP 18 : click plus sign.

STEP 19 : Double click


check syntax.

To view the circuit diagram

STEP 1 : Double click view RTL


schematic.

STEP 2 : Select start with a schematic of


the top level and Click OK.
STEP 3 : Double click on it to see the circuit

To view the graph

STEP 1 : Click simulation.


STEP 2 : Select MY_AND
Behavioral under hierarchy.

STEP 3 : Click on plus sign of ISIM


simulator.

STEP 4 : Double click on


simulator behavioral.

STEP 5 : Left click on A and B


inputs.
STEP 6 : Click on force constant to
change the value.

STEP 7 : Click on Run to get the


output.

CONCLUSION
Xilinx Vivado provides a comprehensive environment for designing,
simulating, and implementing digital circuits, making it a useful tool for
logic gate design. Basic gates such as AND, OR, and NOT can be easily
designed and simulated using HDL in the Xilinx platform.

You might also like