UBC Lecture 03 MOS PartII
UBC Lecture 03 MOS PartII
Reza Molavi
Dept. of ECE
University of British Columbia
[email protected]
Slides Courtesy : Dr. Res Saleh (UBC), Dr. D. Sengupta (AMD), Dr. B. Razavi (UCLA)
EECE 481 Lecture 3 1
MOS Current - Review
Note that in extreme case (EcL >> VGS, VDS) both equations translate to those of long channel
devices
EECE 481 Lecture 3 2
MOS Current – Short Channel Effects
The mobility of electrons is 4X higher than that of holes, i.e. in long channel
regime the current of 1X NMOS is 4times a 1X PMOS
However, early velocity saturation of electrons makes this ratio smaller in short channel devices
(Board Notes)
- Each MOS device possess several junction and oxide capacitances (depends on dielectric
and geometry) specified in units of fF/µm
- The charge/discharge of internal capacitances limits the switching speed
Gate Capacitance
5µm CMOS
0.35µm CMOS
0.18µm CMOS
The unit capacitance has remained constant over two decades! (part of constant field scaling
plan introduced in 1970)
(Board Notes)
Capacitance of a pn junction
(in case of abrupt junction m=1/2)
(Board Notes)
Diode (junction) built-in potential Junction capacitance vs junction potentiai
(Board Notes)
EECE 481 Lecture 3 9
Junction Capacitance - Example
Exercise: Use the integral (effective capacitance technique) and compare against the average
here
-The lateral diffusion creates an overlap between gate and drain (source areas) creating a parasitic
capacitance called overlap capacitance
- The proximity of drain (source) regions to the sidewall of gate in DSM contact creates another
parasitic cap called fringe capacitance